


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable:	Designed for:	Mod. Date: 3/22/2021
TID #:	Project Title: MPU_PADC_adapterBoard	
Number: MPU_PADC	Rev: A	Sheet Title: *
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 5
Drawn By: *	File: MPU_PADC_adapter_coversheet.SchDoc	Size: Letter
Engineer:	Contact:	

PADC/PHI connector


Parallel i/f signals
eSPI i/f signals




DAC connector




External PLL connectors





Ext. clock ref.





LDAC select



CNVST select



AM64x/HSE connector




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 6/9/2021
TID #:	Project Title: MPU_PADC_adapterBoard	
Number: MPU_PADC	Rev: A	Sheet Title: *
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 2 of 5
Drawn By: *	File: MPU_PADC_adapter_connectors.SchDoc	Size: Letter
Engineer:	Contact:	




A

A



B

B




ADC parallel comms signals

C

C

ADC eSPI comms signals



D

D

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 3/23/2021
TID #:	Project Title: MPU_PADC_adapterBoard	
Number: MPU_PADC	Rev: A	Sheet Title: *
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 3 of 5
Drawn By: *	File: MPU_PADC_adapter_main.SchDoc	Size: Letter
Engineer:	Contact:	



A

B

C






D

A

B

C



D



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 3/23/2021
TID #:	Project Title: MPU_PADC_adapterBoard	
Number: MPU_PADC	Rev: A	Sheet Title: *
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 4 of 5
Drawn By: *	File: MPU_PADC_adapter_power.SchDoc	Size: Letter
Engineer:	Contact:	





PCB Number: MPU_PADC
PCB Rev: A

Logo2
PCB
LOGO
Texas Instruments



Logo3
PCB
LOGO
FCC disclaimer

Logo4
PCB
LOGO
WEEE logo

Variant/Label Table

Variant	Label Text
001	MPU/PADC adapter card

LBL1
PCB Label
THT-14-423-10
Size: 0.65" x 0.20 "

ZZ1
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Label Assembly Note
This Assembly Note is for PCB labels only

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 3/23/2021
TID #:	Project Title: MPU_PADC_adapterBoard	
Number: MPU_PADC	Rev: A	Sheet Title: *
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 5 of 5
Drawn By: *	File: MPU_PADC_adapter_hardware.SchDoc	Size: Letter
Engineer:	Contact:	

