AM64x MCU+ SDK  07.03.00
udma_soc.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2018-2021 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  */
32 
39 #ifndef UDMA_SOC_H_
40 #define UDMA_SOC_H_
41 
42 /* ========================================================================== */
43 /* Include Files */
44 /* ========================================================================== */
45 
46 /* None */
47 
48 #ifdef __cplusplus
49 extern "C" {
50 #endif
51 
52 /* ========================================================================== */
53 /* Macros & Typedefs */
54 /* ========================================================================== */
55 
65 #define UDMA_INST_ID_BCDMA_0 (UDMA_INST_ID_2)
66 
67 #define UDMA_INST_ID_PKTDMA_0 (UDMA_INST_ID_3)
68 
69 #define UDMA_INST_ID_START (UDMA_INST_ID_2)
70 
71 #define UDMA_INST_ID_MAX (UDMA_INST_ID_3)
72 
73 #define UDMA_NUM_INST_ID (UDMA_INST_ID_MAX - UDMA_INST_ID_START + 1U)
74 
85 #define UDMA_SOC_CFG_LCDMA_PRESENT (1U)
86 
88 #define UDMA_SOC_CFG_RA_LCDMA_PRESENT (1U)
89 
100 #define UDMA_TX_UHC_CHANS_FDEPTH (0U)
101 
102 #define UDMA_TX_HC_CHANS_FDEPTH (0U)
103 
104 #define UDMA_TX_CHANS_FDEPTH (192U)
105 
116 #define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR ((uint32_t) 0U)
117 
118 #define UDMA_RINGACC_ASEL_ENDPOINT_PCIE0 ((uint32_t) 1U)
119 
120 #define UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC ((uint32_t) 14U)
121 
122 #define UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC ((uint32_t) 15U)
123 
126 #define UDMA_NUM_MAPPED_TX_GROUP (4U)
127 
135 #define UDMA_MAPPED_TX_GROUP_CPSW (UDMA_MAPPED_GROUP0)
136 #define UDMA_MAPPED_TX_GROUP_SAUL (UDMA_MAPPED_GROUP1)
137 #define UDMA_MAPPED_TX_GROUP_ICSSG_0 (UDMA_MAPPED_GROUP2)
138 #define UDMA_MAPPED_TX_GROUP_ICSSG_1 (UDMA_MAPPED_GROUP3)
139 
142 #define UDMA_NUM_MAPPED_RX_GROUP (4U)
143 
151 #define UDMA_MAPPED_RX_GROUP_CPSW (UDMA_MAPPED_GROUP4)
152 #define UDMA_MAPPED_RX_GROUP_SAUL (UDMA_MAPPED_GROUP5)
153 #define UDMA_MAPPED_RX_GROUP_ICSSG_0 (UDMA_MAPPED_GROUP6)
154 #define UDMA_MAPPED_RX_GROUP_ICSSG_1 (UDMA_MAPPED_GROUP7)
155 
165 /*
166  * Locally used core ID to define default RM configuration.
167  * Not to be used by caller
168  */
169 #define UDMA_CORE_ID_MPU1_0 (0U)
170 #define UDMA_CORE_ID_MCU2_0 (1U)
171 #define UDMA_CORE_ID_MCU2_1 (2U)
172 #define UDMA_CORE_ID_MCU1_0 (3U)
173 #define UDMA_CORE_ID_MCU1_1 (4U)
174 #define UDMA_CORE_ID_M4F_0 (5U)
175 /* Total number of cores */
176 #define UDMA_NUM_CORE (6U)
177 
188 #define UDMA_RM_RES_ID_BC_UHC (0U)
189 
190 #define UDMA_RM_RES_ID_BC_HC (1U)
191 
192 #define UDMA_RM_RES_ID_BC (2U)
193 
194 #define UDMA_RM_RES_ID_TX_UHC (3U)
195 
196 #define UDMA_RM_RES_ID_TX_HC (4U)
197 
198 #define UDMA_RM_RES_ID_TX (5U)
199 
200 #define UDMA_RM_RES_ID_RX_UHC (6U)
201 
202 #define UDMA_RM_RES_ID_RX_HC (7U)
203 
204 #define UDMA_RM_RES_ID_RX (8U)
205 
206 #define UDMA_RM_RES_ID_GLOBAL_EVENT (9U)
207 
208 #define UDMA_RM_RES_ID_VINTR (10U)
209 
210 #define UDMA_RM_RES_ID_MAPPED_TX_CPSW (11U)
211 
212 #define UDMA_RM_RES_ID_MAPPED_TX_SAUL_0 (12U)
213 
214 #define UDMA_RM_RES_ID_MAPPED_TX_SAUL_1 (13U)
215 
216 #define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0 (14U)
217 
218 #define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1 (15U)
219 
220 #define UDMA_RM_RES_ID_MAPPED_RX_CPSW (16U)
221 
222 #define UDMA_RM_RES_ID_MAPPED_RX_SAUL_0 (17U)
223 
224 #define UDMA_RM_RES_ID_MAPPED_RX_SAUL_1 (18U)
225 
226 #define UDMA_RM_RES_ID_MAPPED_RX_SAUL_2 (19U)
227 
228 #define UDMA_RM_RES_ID_MAPPED_RX_SAUL_3 (20U)
229 
230 #define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0 (21U)
231 
232 #define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1 (22U)
233 
234 #define UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW (23U)
235 
236 #define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0 (24U)
237 
238 #define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1 (25U)
239 
240 #define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0 (26U)
241 
242 #define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1 (27U)
243 
244 #define UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW (28U)
245 
246 #define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0 (29U)
247 
248 #define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1 (30U)
249 
250 #define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2 (31U)
251 
252 #define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3 (32U)
253 
254 #define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0 (33U)
255 
256 #define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1 (34U)
257 
258 #define UDMA_RM_NUM_BCDMA_RES (11U)
259 
260 #define UDMA_RM_NUM_PKTDMA_RES (35U)
261 
262 #define UDMA_RM_NUM_RES (35U)
263 
267 #define UDMA_RM_NUM_SHARED_RES (2U)
268 
270 #define UDMA_RM_SHARED_RES_MAX_INST (UDMA_NUM_CORE)
271 
273 #define UDMA_PSIL_DEST_THREAD_OFFSET (0x8000U)
274 
284 #define UDMA_PSIL_CH_CPSW2_RX (0x4500U)
285 #define UDMA_PSIL_CH_SAUL0_RX (0x4000U)
286 #define UDMA_PSIL_CH_ICSS_G0_RX (0x4100U)
287 #define UDMA_PSIL_CH_ICSS_G1_RX (0x4200U)
288 
289 #define UDMA_PSIL_CH_CPSW2_TX (UDMA_PSIL_CH_CPSW2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
290 #define UDMA_PSIL_CH_SAUL0_TX (UDMA_PSIL_CH_SAUL0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
291 #define UDMA_PSIL_CH_ICSS_G0_TX (UDMA_PSIL_CH_ICSS_G0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
292 #define UDMA_PSIL_CH_ICSS_G1_TX (UDMA_PSIL_CH_ICSS_G1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
293 
294 #define UDMA_PSIL_CH_CPSW2_TX_CNT (8U)
295 #define UDMA_PSIL_CH_SAUL0_TX_CNT (2U)
296 #define UDMA_PSIL_CH_ICSS_G0_TX_CNT (9U)
297 #define UDMA_PSIL_CH_ICSS_G1_TX_CNT (9U)
298 
299 #define UDMA_PSIL_CH_CPSW2_RX_CNT (1U)
300 #define UDMA_PSIL_CH_SAUL0_RX_CNT (4U)
301 #define UDMA_PSIL_CH_ICSS_G0_RX_CNT (5U)
302 #define UDMA_PSIL_CH_ICSS_G1_RX_CNT (5U)
303 
325 /*
326  * PDMA MAIN0 MCSPI RX Channels
327  */
328 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX (0x4300U + 0U)
329 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX (0x4300U + 1U)
330 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX (0x4300U + 2U)
331 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX (0x4300U + 3U)
332 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX (0x4300U + 4U)
333 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX (0x4300U + 5U)
334 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX (0x4300U + 6U)
335 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX (0x4300U + 7U)
336 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX (0x4300U + 8U)
337 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX (0x4300U + 9U)
338 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX (0x4300U + 10U)
339 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX (0x4300U + 11U)
340 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX (0x4300U + 12U)
341 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX (0x4300U + 13U)
342 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX (0x4300U + 14U)
343 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX (0x4300U + 15U)
344 /*
345  * PDMA MAIN0 UART RX Channels
346  */
347 #define UDMA_PDMA_CH_MAIN0_UART0_RX (0x4300U + 16U)
348 #define UDMA_PDMA_CH_MAIN0_UART1_RX (0x4300U + 17U)
349 
361 /*
362  * PDMA MAIN0 MCSPI TX Channels
363  */
364 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
365 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
366 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
367 #define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
368 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
369 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
370 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
371 #define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
372 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
373 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
374 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
375 #define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
376 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
377 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
378 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
379 #define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX (UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
380 /*
381  * PDMA MAIN0 UART TX Channels
382  */
383 #define UDMA_PDMA_CH_MAIN0_UART0_TX (UDMA_PDMA_CH_MAIN0_UART0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
384 #define UDMA_PDMA_CH_MAIN0_UART1_TX (UDMA_PDMA_CH_MAIN0_UART1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
385 
397 /*
398  * PDMA MAIN1 MCSPI RX Channels
399  */
400 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX (0x4400U + 0U)
401 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX (0x4400U + 1U)
402 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX (0x4400U + 2U)
403 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX (0x4400U + 3U)
404 /*
405  * PDMA MAIN1 UART RX Channels
406  */
407 #define UDMA_PDMA_CH_MAIN1_UART2_RX (0x4400U + 4U)
408 #define UDMA_PDMA_CH_MAIN1_UART3_RX (0x4400U + 5U)
409 #define UDMA_PDMA_CH_MAIN1_UART4_RX (0x4400U + 6U)
410 #define UDMA_PDMA_CH_MAIN1_UART5_RX (0x4400U + 7U)
411 #define UDMA_PDMA_CH_MAIN1_UART6_RX (0x4400U + 8U)
412 /*
413  * PDMA MAIN1 MCAN RX Channels
414  */
415 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX (0x4400U + 9U)
416 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX (0x4400U + 10U)
417 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX (0x4400U + 11U)
418 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX (0x4400U + 12U)
419 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX (0x4400U + 13U)
420 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX (0x4400U + 14U)
421 /*
422  * PDMA MAIN1 ADC RX Channels
423  */
424 #define UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX (0x4400U + 15U)
425 #define UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX (0x4400U + 16U)
426 
438 /*
439  * PDMA MAIN1 MCSPI TX Channels
440  */
441 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
442 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
443 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
444 #define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX (UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
445 /*
446  * PDMA MAIN1 UART TX Channels
447  */
448 #define UDMA_PDMA_CH_MAIN1_UART2_TX (UDMA_PDMA_CH_MAIN1_UART2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
449 #define UDMA_PDMA_CH_MAIN1_UART3_TX (UDMA_PDMA_CH_MAIN1_UART3_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
450 #define UDMA_PDMA_CH_MAIN1_UART4_TX (UDMA_PDMA_CH_MAIN1_UART4_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
451 #define UDMA_PDMA_CH_MAIN1_UART5_TX (UDMA_PDMA_CH_MAIN1_UART5_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
452 #define UDMA_PDMA_CH_MAIN1_UART6_TX (UDMA_PDMA_CH_MAIN1_UART6_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
453 /*
454  * PDMA MAIN1 MCAN TX Channels
455  */
456 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
457 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
458 #define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX (UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
459 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
460 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
461 #define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX (UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX | UDMA_PSIL_DEST_THREAD_OFFSET)
462 
466 /* ========================================================================== */
467 /* Structure Declarations */
468 /* ========================================================================== */
469 
470 /* None */
471 
472 /* ========================================================================== */
473 /* Function Declarations */
474 /* ========================================================================== */
475 
481 uint32_t Udma_isCacheCoherent(void);
482 
483 /* ========================================================================== */
484 /* Static Function Definitions */
485 /* ========================================================================== */
486 
487 /* None */
488 
489 #ifdef __cplusplus
490 }
491 #endif
492 
493 #endif /* #ifndef UDMA_SOC_H_ */
Udma_isCacheCoherent
uint32_t Udma_isCacheCoherent(void)
Returns TRUE if the memory is cache coherent.