AM263Px MCU+ SDK: sdl_ecc_bus_safety_soc.h File Reference

| AM263Px MCU+ SDK 26.00.00 |

Macros
sdl_ecc_bus_safety_soc.h File Reference

Go to the source code of this file.

## Macros
#define | SDL_ECC_BUS_SAFETY_MSS_BUS_CFG (uint32_t)SDL_MSS_CTRL_U_BASE
#define | DWORD (0x20U)
#define | SDL_MSS_CTRL_R5SS0_CORE0_AHB_BASE (0x000000A0U)
#define | SDL_MSS_CTRL_R5SS1_CORE0_AHB_BASE (0x000000A4U)
#define | SDL_MSS_CTRL_R5SS0_CORE1_AHB_BASE (0x000000B0U)
#define | SDL_MSS_CTRL_R5SS1_CORE1_AHB_BASE (0x000000B4U)
#define | SDL_MSS_CTRL_R5SS0_CORE0_AHB_END (SDL_MSS_CTRL_R5SS0_CORE0_AHB_BASE + SDL_MSS_CTRL_R5SS0_CORE0_AHB_SIZE)
#define | SDL_MSS_CTRL_R5SS1_CORE0_AHB_END (SDL_MSS_CTRL_R5SS1_CORE0_AHB_BASE + SDL_MSS_CTRL_R5SS1_CORE0_AHB_SIZE)
#define | SDL_MSS_CTRL_R5SS0_CORE1_AHB_END (SDL_MSS_CTRL_R5SS0_CORE1_AHB_BASE + SDL_MSS_CTRL_R5SS0_CORE1_AHB_SIZE)
#define | SDL_MSS_CTRL_R5SS1_CORE1_AHB_END (SDL_MSS_CTRL_R5SS1_CORE1_AHB_BASE + SDL_MSS_CTRL_R5SS1_CORE1_AHB_SIZE)
#define | SDL_R5SS0_CORE0_TCMA_U_SIZE (0x000000020U)
#define | SDL_R5SS0_CORE0_TCMB_U_SIZE (0x000000020U)
#define | SDL_MSS_CR5A_TCM_U_BASE (SDL_R5SS0_CORE0_TCMA_U_BASE )
#define | SDL_MSS_CR5B_TCM_U_BASE (SDL_R5SS0_CORE0_TCMB_U_BASE )
#define | SDL_MSS_CR5A_TCM_U_END (SDL_R5SS0_CORE0_TCMA_U_BASE + SDL_R5SS0_CORE0_TCMA_U_SIZE)
#define | SDL_MSS_CR5B_TCM_U_END (SDL_R5SS0_CORE0_TCMB_U_BASE + SDL_R5SS0_CORE0_TCMB_U_SIZE)
#define | SDL_MBOX_SRAM_U_BASE_END (SDL_MBOX_SRAM_U_BASE + 100U)
#define | SDL_MMC0_U_BASE_END (SDL_MMC0_U_BASE + 0X1FFCU-DWORD)
#define | SDL_CORE_VBUSP_START (0x50800000U)
#define | SDL_CORE_VBUSP_START_END (SDL_CORE_VBUSP_START + 0X1FFCU)
#define | SDL_PERI_VBUSP_START (0x50200000U)
#define | SDL_PERI_VBUSP_START_END (SDL_PERI_VBUSP_START + 0X7FFFFCU)
#define | SDL_L2OCRAM_BANK0 (SDL_L2OCRAM_U_BASE)
#define | SDL_L2OCRAM_BANK0_END (SDL_L2OCRAM_U_BASE + 0x80000U)
#define | SDL_L2OCRAM_BANK1 (SDL_L2OCRAM_U_BASE + 0x80000U)
#define | SDL_L2OCRAM_BANK1_END (SDL_L2OCRAM_U_BASE + 0x100000U)
#define | SDL_L2OCRAM_BANK2 (SDL_L2OCRAM_U_BASE + 0x100000U)
#define | SDL_L2OCRAM_BANK2_END (SDL_L2OCRAM_U_BASE + 0x100FFFU)
#define | SDL_L2OCRAM_BANK3 (SDL_L2OCRAM_U_BASE + 0x180000U)
#define | SDL_L2OCRAM_BANK3_END (SDL_L2OCRAM_U_BASE + 0x180FFFU)
#define | SDL_L2OCRAM_BANK4 (SDL_L2OCRAM_U_BASE + 0x200000U)
#define | SDL_L2OCRAM_BANK4_END (SDL_L2OCRAM_U_BASE + 0x280000U)
#define | SDL_L2OCRAM_BANK5 (SDL_L2OCRAM_U_BASE + 0x280000U)
#define | SDL_L2OCRAM_BANK5_END (SDL_L2OCRAM_U_BASE + 0x280FFFU)
#define | SDL_MSS_MCRC_U_BASE (SDL_MCRC0_U_BASE)
#define | SDL_MSS_MCRC_U_SIZE (0x000001E4U)
#define | SDL_MSS_MCRC_U_END (SDL_MSS_MCRC_U_BASE + SDL_MSS_MCRC_U_SIZE)
#define | SDL_MSS_STM_STIM_U_BASE (SDL_STM_STIM_U_BASE)
#define | SDL_MSS_STM_STIM_U_SIZE (0x00FFFFFFU)
#define | SDL_MSS_STM_STIM_U_END (SDL_MSS_STM_STIM_U_BASE + SDL_MSS_STM_STIM_U_SIZE)
#define | SDL_MSS_CR5A_AXI_RD_START (0x35000000U)
#define | SDL_MSS_CR5A_AXI_RD_END (0x350003FFU-8U)
#define | SDL_MSS_CR5A_AXI_WR_START (0x35000000U)
#define | SDL_MSS_CR5A_AXI_WR_END (0x350003FFU-8U)
#define | SDL_MSS_CR5A_AXI_S_START SDL_R5SS0_CORE0_TCMB_U_BASE
#define | SDL_MSS_CR5A_AXI_S_END (SDL_R5SS0_CORE0_TCMB_U_BASE + 0xFFFFU)
#define | SDL_MSS_CR5B_AXI_RD_START (0x35000000U)
#define | SDL_MSS_CR5B_AXI_RD_END (0x350003FFU-8U)
#define | SDL_MSS_CR5B_AXI_WR_START (0x35000000U)
#define | SDL_MSS_CR5B_AXI_WR_END (0x350003FFU-8U)
#define | SDL_MSS_CR5B_AXI_S_START SDL_R5SS1_CORE0_TCMB_U_BASE
#define | SDL_MSS_CR5B_AXI_S_END (SDL_R5SS1_CORE0_TCMB_U_BASE + 0xFFFFU)
#define | SDL_MSS_CR5C_AXI_RD_START (0x35000000U)
#define | SDL_MSS_CR5C_AXI_RD_END (0x350003FFU-8U)
#define | SDL_MSS_CR5C_AXI_WR_START (0x35000000U)
#define | SDL_MSS_CR5C_AXI_WR_END (0x350003FFU-8U)
#define | SDL_MSS_CR5C_AXI_S_START SDL_R5SS0_CORE1_TCMB_U_BASE
#define | SDL_MSS_CR5C_AXI_S_END (SDL_R5SS0_CORE1_TCMB_U_BASE + 0x7FFFU)
#define | SDL_MSS_CR5D_AXI_RD_START (0x35000000U)
#define | SDL_MSS_CR5D_AXI_RD_END (0x350003FFU-8U)
#define | SDL_MSS_CR5D_AXI_WR_START (0x35000000U)
#define | SDL_MSS_CR5D_AXI_WR_END (0x350003FFU-8U)
#define | SDL_MSS_CR5D_AXI_S_START SDL_R5SS1_CORE1_TCMB_U_BASE
#define | SDL_MSS_CR5D_AXI_S_END (SDL_R5SS1_CORE1_TCMB_U_BASE + 0x7FFFU)
#define | SDL_MSS_CTRL_TPCC_A0_WR_BASE (0x52A40000U)
#define | SDL_MSS_CTRL_TPCC_A0_WR_END (0x52A40400U-8U)
#define | SDL_MSS_CTRL_TPCC_A1_WR_BASE (0x52A60000U)
#define | SDL_MSS_CTRL_TPCC_A1_WR_END (0x52A60400U-8U)
#define | SDL_MSS_CTRL_TPCC_A0_RD_BASE (0x52A40000U)
#define | SDL_MSS_CTRL_TPCC_A0_RD_END (0x52A40400U-8U)
#define | SDL_MSS_CTRL_TPCC_A1_RD_BASE (0x52A60000U)
#define | SDL_MSS_CTRL_TPCC_A1_RD_END (0x52A60400U-8U)
#define | SDL_MSS_VBUSP_BASE (0x35000000U)
#define | SDL_MSS_VBUSP_BASE_END (0x350003FFU-8U)
#define | SDL_MSS_VBUSP_PERI_BASE (0x35000000U)
#define | SDL_MSS_VBUSP_PERI_BASE_END (0x350003FFU-8U)
#define | SDL_MSS_CPSW_BASE (0x52800000U)
#define | SDL_MSS_CPSW_BASE_END (0x52800400U-8U)
#define | SDL_MCRC_U_BASE (0x35000000U)
#define | SDL_MCRC_U_BASE_END (0x350003FFU-8U)
#define | SDL_STIM_U_BASE (0x53500000U)
#define | SDL_STIM_U_BASE_END (0x535001FFU-8U)
#define | SDL_SCRP0_U_BASE (0x48000000U)
#define | SDL_SCRP0_U_BASE_END (0x4803FFFFU-8U)
#define | SDL_SCRP1_U_BASE (0x48000000U)
#define | SDL_SCRP1_U_BASE_END (0x4803FFFFU-8U)
#define | SDL_ICSSM_PDSP0_U_BASE 0x72000000U
#define | SDL_ICSSM_PDSP0_U_BASE_END (0x72004000U - 8U)
#define | SDL_ICSSM_PDSP1_U_BASE 0x72000000U
#define | SDL_ICSSM_PDSP1_U_BASE_END (0x72004000U - 8U)
#define | SDL_ICSSM_S_BASE (0x48000000U)
#define | SDL_ICSSM_S_BASE_END (0x4803FFFFU-8U)
#define | SDL_DAP_U_BASE SDL_TOP_RCM_U_BASE
#define | SDL_DAP_U_BASE_END (SDL_TOP_RCM_U_BASE + (0x1FFFU-8U))
#define | SDL_OSPI_U_BASE (SDL_OSPI0_U_BASE)
#define | SDL_OSPI_U_BASE_SIZE (0x00200000U)
#define | SDL_OSPI_U_BASE_END (SDL_OSPI_U_BASE + SDL_OSPI_U_BASE_SIZE)
#define | SDL_ECC_BUS_SAFETY_MSS_READABLE_NODE 1U
#define | SDL_ECC_BUS_SAFETY_MSS_WRITABLE_NODE 0U
#define | SDL_MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_SIZE 6U
#define | SDL_MSS_CTRL_MSS_VBUSM_SAFETY_ERRAGG0_SIZE 32U
#define | SDL_MSS_CTRL_MSS_VBUSM_SAFETY_ERRAGG1_SIZE 10U
#define | SDL_MSS_CTRL_MSS_VBUSP_VBUSM_ERRAGG0_SIZE
#define | SDL_ECC_BUS_SAFETY_MSS_NODE_READABLE_1_MASK 0x440800C0U
#define | SDL_ECC_BUS_SAFETY_MSS_NODE_READABLE_2_MASK 0x00300008U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5A_AHB 0U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5B_AHB 1U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5C_AHB 2U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5D_AHB 3U
#define | SDL_ECC_BUS_SAFETY_MSS_MAIN_VBUSP 4U
#define | SDL_ECC_BUS_SAFETY_MSS_PERI_VBUSP 5U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_RD 6U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_RD 7U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_WR 8U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_WR 9U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_S 10U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_S 11U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_RD 12U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_RD 13U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_WR 14U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_WR 15U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_S 16U
#define | SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_S 17U
#define | SDL_ECC_BUS_SAFETY_DAP 18U
#define | SDL_ECC_BUS_SAFETY_HSM_M 19U
#define | SDL_ECC_BUS_SAFETY_MSS_CPSW 20U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_A 21U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_B 22U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_C 23U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_D 24U
#define | SDL_ECC_BUS_SAFETY_MSS_TPTC_A0_RD 25U
#define | SDL_ECC_BUS_SAFETY_MSS_TPTC_A1_RD 26U
#define | SDL_ECC_BUS_SAFETY_MSS_TPTC_A0_WR 27U
#define | SDL_ECC_BUS_SAFETY_MSS_TPTC_A1_WR 28U
#define | SDL_ECC_BUS_SAFETY_HSM_TPTC0_RD 29U
#define | SDL_ECC_BUS_SAFETY_HSM_TPTC0_WR 30U
#define | SDL_ECC_BUS_SAFETY_HSM_TPTC1_RD 31U
#define | SDL_ECC_BUS_SAFETY_HSM_TPTC1_WR 32U
#define | SDL_ECC_BUS_SAFETY_ICSSM_PDSP0 33U
#define | SDL_ECC_BUS_SAFETY_ICSSM_PDSP1 34U
#define | SDL_ECC_BUS_SAFETY_MSS_OSPI 35U
#define | SDL_ECC_BUS_SAFETY_MSS_MCRC 36U
#define | SDL_ECC_BUS_SAFETY_HSM_DTHE 37U
#define | SDL_ECC_BUS_SAFETY_MSS_SCRP0 38U
#define | SDL_ECC_BUS_SAFETY_MSS_SCRP1 39U
#define | SDL_ECC_BUS_SAFETY_HSM_S 40U
#define | SDL_ECC_BUS_SAFETY_ICSSM_S 41U
#define | SDL_ECC_BUS_SAFETY_MSS_MBOX 42U
#define | SDL_ECC_BUS_SAFETY_MSS_STM_STIM 43U
#define | SDL_ECC_BUS_SAFETY_MSS_MMC 44U
#define | SDL_ECC_BUS_SAFETY_MSS_NULL 45U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_E 46U
#define | SDL_ECC_BUS_SAFETY_MSS_L2_F 47U
#define | SDL_ECC_BUS_SAFETY_SEC_START_NODE (SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_RD)
#define | SDL_ECC_BUS_SAFETY_SEC_END_NODE (SDL_ECC_BUS_SAFETY_MSS_L2_F)
#define | SDL_ECC_BUS_SAFETY_DED_START_NODE (SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_RD)
#define | SDL_ECC_BUS_SAFETY_DED_END_NODE (SDL_ECC_BUS_SAFETY_MSS_L2_F)