 |
AM263Px MCU+ SDK
11.00.00
|
|
Go to the documentation of this file.
33 #ifndef SIPC_NOTIFY__H_
34 #define SIPC_NOTIFY__H_
41 #include <security_common/drivers/secure_ipc_notify/soc/sipc_notify_soc.h>
52 typedef struct SIPC_InterruptConfig_s
69 typedef struct SIPC_MailboxConfig_s
Parameters used by SIPC_init.
Definition: sipc_notify.h:84
SIPC_SwQueue * gSIPC_QueSecureHostToHsm[MAX_SEC_CORES_WITH_HSM - 1]
Global structure holding R5 to HSM queues addresses indexed by sec core id.
void * args
Definition: hsmclient_msg.h:4
Parameters passed during HwiP_construct.
Definition: HwiP.h:127
This structure describes the information related to one interrupt that is setup for receiving mailbox...
Definition: sipc_notify_src.h:53
uint32_t writeDoneMailboxBaseAddr
Definition: sipc_notify_src.h:71
@ CORE_ID_MAX
Definition: sipc_notify_cfg.h:115
SIPC_MailboxConfig gSIPC_SecureHostMboxConfig[CORE_ID_MAX - 1]
Global structure that is pre-defined for this SOC to configure any R5 CPU to HSM mailbox communicatio...
SIPC swQ structure which holds the data pointer to a fifo Queue in HSM MBOX memory.
Definition: sipc_notify_mailbox.h:63
SIPC_MailboxConfig gSIPC_HsmMboxConfig[CORE_ID_MAX - 1]
Global structure that is pre-defined for this SOC to configure any R5 CPU to HSM mailbox communicatio...
uint32_t intNum
Definition: sipc_notify_src.h:54
uint32_t clearIntOnInit
Definition: sipc_notify_src.h:63
uint8_t numCores
Definition: sipc_notify_src.h:57
@ MAX_SEC_CORES_WITH_HSM
Definition: sipc_notify_cfg.h:129
HwiP_Object hwiObj
Definition: sipc_notify_src.h:56
SIPC_SwQueue * gSIPC_QueHsmToSecureHost[MAX_SEC_CORES_WITH_HSM - 1]
Global structure holding HSM -> R5 queues addresses indexed by sec core id.
int32_t SIPC_Register_Isr(HwiP_Params *pHwiParams, SIPC_InterruptConfig *pInterruptConfig, SIPC_Params *params, HwiP_FxnCallback callback)
Register SIPC interrupts for SOC.
uint8_t rdIntrBitPos
Definition: sipc_notify_src.h:75
This structure describes the mailbox information to send a message from core A to core B.
Definition: sipc_notify_src.h:70
Opaque Hwi object used with the Hwi APIs.
Definition: HwiP.h:142
uint32_t readReqMailboxClrBaseAddr
Definition: sipc_notify_src.h:73
SIPC_SwQueue * swQ
Definition: sipc_notify_src.h:76
uint32_t readReqMailboxBaseAddr
Definition: sipc_notify_src.h:72
uint8_t wrIntrBitPos
Definition: sipc_notify_src.h:74
void(* HwiP_FxnCallback)(void *args)
Callback that is called when a HW interrupt is received.
Definition: HwiP.h:112
void SIPC_isr(void *args)
uint32_t eventId
Definition: sipc_notify_src.h:55