AM263Px MCU+ SDK  11.00.00
sdl_ecc_bus_safety_soc.h
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2022-24 Texas Instruments Incorporated
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions
6  * are met:
7  *
8  * Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  *
11  * Redistributions in binary form must reproduce the above copyright
12  * notice, this list of conditions and the following disclaimer in the
13  * documentation and/or other materials provided with the
14  * distribution.
15  *
16  * Neither the name of Texas Instruments Incorporated nor the names of
17  * its contributors may be used to endorse or promote products derived
18  * from this software without specific prior written permission.
19  *
20  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31  *
32  */
33 
39 #ifndef SDL_MSS_CR5_SOC_H_
40 #define SDL_MSS_CR5_SOC_H_
41 
42 /* ========================================================================== */
43 /* Include Files */
44 /* ========================================================================== */
45 
46 #include <sdl/include/am263px/sdlr_soc_baseaddress.h>
47 #include <sdl/include/am263px/sdlr_mss_ctrl.h>
48 
49 #ifdef _cplusplus
50 extern "C" {
51 #endif
52 
53 /* ========================================================================== */
54 /* Macros & Typedefs */
55 /* ========================================================================== */
56 #define SDL_ECC_BUS_SAFETY_MSS_BUS_CFG (uint32_t)SDL_MSS_CTRL_U_BASE
57 #define DWORD (0x20U)
58 #define SDL_MSS_CTRL_R5SS0_CORE0_AHB_BASE (0x000000A0U)
59 #define SDL_MSS_CTRL_R5SS1_CORE0_AHB_BASE (0x000000A4U)
60 #define SDL_MSS_CTRL_R5SS0_CORE1_AHB_BASE (0x000000B0U)
61 #define SDL_MSS_CTRL_R5SS1_CORE1_AHB_BASE (0x000000B4U)
62 #define SDL_MSS_CTRL_R5SS0_CORE0_AHB_END (SDL_MSS_CTRL_R5SS0_CORE0_AHB_BASE + SDL_MSS_CTRL_R5SS0_CORE0_AHB_SIZE)
63 #define SDL_MSS_CTRL_R5SS1_CORE0_AHB_END (SDL_MSS_CTRL_R5SS1_CORE0_AHB_BASE + SDL_MSS_CTRL_R5SS1_CORE0_AHB_SIZE)
64 #define SDL_MSS_CTRL_R5SS0_CORE1_AHB_END (SDL_MSS_CTRL_R5SS0_CORE1_AHB_BASE + SDL_MSS_CTRL_R5SS0_CORE1_AHB_SIZE)
65 #define SDL_MSS_CTRL_R5SS1_CORE1_AHB_END (SDL_MSS_CTRL_R5SS1_CORE1_AHB_BASE + SDL_MSS_CTRL_R5SS1_CORE1_AHB_SIZE)
66 
67 #define SDL_R5SS0_CORE0_TCMA_U_SIZE (0x000000020)
68 #define SDL_R5SS0_CORE0_TCMB_U_SIZE (0x000000020)
69 #define SDL_MSS_CR5A_TCM_U_BASE (SDL_R5SS0_CORE0_TCMA_U_BASE )
70 #define SDL_MSS_CR5B_TCM_U_BASE (SDL_R5SS0_CORE0_TCMB_U_BASE )
71 #define SDL_MSS_CR5A_TCM_U_END (SDL_R5SS0_CORE0_TCMA_U_BASE + SDL_R5SS0_CORE0_TCMA_U_SIZE)
72 #define SDL_MSS_CR5B_TCM_U_END (SDL_R5SS0_CORE0_TCMB_U_BASE + SDL_R5SS0_CORE0_TCMB_U_SIZE)
73 #define SDL_MBOX_SRAM_U_BASE_END (SDL_MBOX_SRAM_U_BASE+100U)
74 #define SDL_MMC0_U_BASE_END (SDL_MMC0_U_BASE+0X1FFCU-DWORD)
75 #define SDL_CORE_VBUSP_START (0x50800000U)
76 #define SDL_CORE_VBUSP_START_END (SDL_CORE_VBUSP_START+0X1FFCU)
77 #define SDL_PERI_VBUSP_START (0x50200000)
78 #define SDL_PERI_VBUSP_START_END (SDL_PERI_VBUSP_START+0X7FFFFCU)
79 #define SDL_MPU_L2OCRAM_BANK0 (0x40020000U)
80 #define SDL_MPU_L2OCRAM_BANK0_END (0x40020FFFU-DWORD)
81 #define SDL_MPU_L2OCRAM_BANK1 (0x40040000U)
82 #define SDL_MPU_L2OCRAM_BANK1_END (0x40040FFFU-DWORD)
83 #define SDL_MPU_L2OCRAM_BANK2 (0x40060000U)
84 #define SDL_MPU_L2OCRAM_BANK2_END (0x40060FFFU-DWORD)
85 #define SDL_MPU_L2OCRAM_BANK3 (0x40080000U)
86 #define SDL_MPU_L2OCRAM_BANK3_END (0x40080FFFU-DWORD)
87 #define SDL_MSS_MCRC_U_BASE (SDL_MCRC0_U_BASE)
88 #define SDL_MSS_MCRC_U_SIZE (0x000001E4U)
89 #define SDL_MSS_MCRC_U_END (SDL_MSS_MCRC_U_BASE + SDL_MSS_MCRC_U_SIZE)
90 #define SDL_MSS_STM_STIM_U_BASE (SDL_STM_STIM_U_BASE)
91 #define SDL_MSS_STM_STIM_U_SIZE (0x00FFFFFFU)
92 #define SDL_MSS_STM_STIM_U_END (SDL_MSS_STM_STIM_U_BASE + SDL_MSS_STM_STIM_U_SIZE)
93 
94 #define SDL_MSS_CR5A_AXI_RD_START (0x35000000U)
95 #define SDL_MSS_CR5A_AXI_RD_END (0x350003FFU-8U)
96 #define SDL_MSS_CR5A_AXI_WR_START (0x35000000U)
97 #define SDL_MSS_CR5A_AXI_WR_END (0x350003FFU-8U)
98 #define SDL_MSS_CR5A_AXI_S_START (0x0U)
99 #define SDL_MSS_CR5A_AXI_S_END (0x0001FFFFU-8U)
100 
101 #define SDL_MSS_CR5B_AXI_RD_START (0x35000000U)
102 #define SDL_MSS_CR5B_AXI_RD_END (0x350003FFU-8U)
103 #define SDL_MSS_CR5B_AXI_WR_START (0x35000000U)
104 #define SDL_MSS_CR5B_AXI_WR_END (0x350003FFU-8U)
105 #define SDL_MSS_CR5B_AXI_S_START (0x0U)
106 #define SDL_MSS_CR5B_AXI_S_END (0x0001FFFFU-8U)
107 
108 #define SDL_MSS_CR5C_AXI_RD_START (0x35000000U)
109 #define SDL_MSS_CR5C_AXI_RD_END (0x350003FFU-8U)
110 #define SDL_MSS_CR5C_AXI_WR_START (0x35000000U)
111 #define SDL_MSS_CR5C_AXI_WR_END (0x350003FFU-8U)
112 #define SDL_MSS_CR5C_AXI_S_START (0x0U)
113 #define SDL_MSS_CR5C_AXI_S_END (0x0001FFFFU-8U)
114 
115 #define SDL_MSS_CR5D_AXI_RD_START (0x35000000U)
116 #define SDL_MSS_CR5D_AXI_RD_END (0x350003FFU-8U)
117 #define SDL_MSS_CR5D_AXI_WR_START (0x35000000U)
118 #define SDL_MSS_CR5D_AXI_WR_END (0x350003FFU-8U)
119 #define SDL_MSS_CR5D_AXI_S_START (0x0U)
120 #define SDL_MSS_CR5D_AXI_S_END (0x0001FFFFU-8U)
121 
122 #define SDL_MSS_CTRL_TPCC_A0_WR_BASE (0x52A40000U)
123 #define SDL_MSS_CTRL_TPCC_A0_WR_END (0x52A40400U-8U)
124 
125 #define SDL_MSS_CTRL_TPCC_A1_WR_BASE (0x52A60000U)
126 #define SDL_MSS_CTRL_TPCC_A1_WR_END (0x52A60400U-8U)
127 
128 #define SDL_MSS_CTRL_TPCC_A0_RD_BASE (0x52A40000U)
129 #define SDL_MSS_CTRL_TPCC_A0_RD_END (0x52A40400U-8U)
130 
131 #define SDL_MSS_CTRL_TPCC_A1_RD_BASE (0x52A60000U)
132 #define SDL_MSS_CTRL_TPCC_A1_RD_END (0x52A60400U-8U)
133 
134 #define SDL_MSS_VBUSP_BASE (0x35000000U)
135 #define SDL_MSS_VBUSP_BASE_END (0x350003FFU-8U)
136 
137 #define SDL_MSS_VBUSP_PERI_BASE (0x35000000U)
138 #define SDL_MSS_VBUSP_PERI_BASE_END (0x350003FFU-8U)
139 
140 #define SDL_MSS_CPSW_BASE (0x52800000U)
141 #define SDL_MSS_CPSW_BASE_END (0x52800400U-8U)
142 
143 #define SDL_MCRC_U_BASE (0x35000000U)
144 #define SDL_MCRC_U_BASE_END (0x350003FFU-8U)
145 
146 #define SDL_STIM_U_BASE (0x53500000U)
147 #define SDL_STIM_U_BASE_END (0x535001FFU-8U)
148 
149 #define SDL_SCRP0_U_BASE (0x48000000U)
150 #define SDL_SCRP0_U_BASE_END (0x4803FFFFU-8U)
151 
152 #define SDL_SCRP1_U_BASE (0x48000000U)
153 #define SDL_SCRP1_U_BASE_END (0x4803FFFFU-8U)
154 
155 #define SDL_ICSSM_PDSP0_U_BASE (0x48000000U)
156 #define SDL_ICSSM_PDSP0_U_BASE_END (0x4803FFFFU-8U)
157 
158 #define SDL_ICSSM_PDSP1_U_BASE (0x48000000U)
159 #define SDL_ICSSM_PDSP1_U_BASE_END (0x4803FFFFU-8U)
160 
161 #define SDL_ICSSM_S_BASE (0x48000000U)
162 #define SDL_ICSSM_S_BASE_END (0x4803FFFFU-8U)
163 
164 #define SDL_DAP_U_BASE (0x48000000U)
165 #define SDL_DAP_U_BASE_END (0x4803FFFFU-8U)
166 
167 /* Macro defines Ecc Bus Safety Nodes in the MSS Subsystem */
168 #define SDL_ECC_BUS_SAFETY_MSS_MBOX 0U
169 #define SDL_ECC_BUS_SAFETY_MSS_TPTC_A0_RD 1U
170 #define SDL_ECC_BUS_SAFETY_MSS_TPTC_A1_RD 2U
171 #define SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_RD 3U
172 #define SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_RD 4U
173 #define SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_RD 5U
174 #define SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_RD 6U
175 #define SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_S 7U
176 #define SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_S 8U
177 #define SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_S 9U
178 #define SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_S 10U
179 #define SDL_ECC_BUS_SAFETY_MSS_TPTC_A0_WR 11U
180 #define SDL_ECC_BUS_SAFETY_MSS_TPTC_A1_WR 12U
181 #define SDL_ECC_BUS_SAFETY_MSS_TPTC_B0_WR 13U
182 #define SDL_ECC_BUS_SAFETY_MSS_CR5A_AHB 14U
183 #define SDL_ECC_BUS_SAFETY_MSS_CR5B_AHB 15U
184 #define SDL_ECC_BUS_SAFETY_MSS_CR5C_AHB 16U
185 #define SDL_ECC_BUS_SAFETY_MSS_CR5D_AHB 17U
186 #define SDL_ECC_BUS_SAFETY_MSS_CR5A_AXI_WR 18U
187 #define SDL_ECC_BUS_SAFETY_MSS_CR5B_AXI_WR 19U
188 #define SDL_ECC_BUS_SAFETY_MSS_CR5C_AXI_WR 20U
189 #define SDL_ECC_BUS_SAFETY_MSS_CR5D_AXI_WR 21U
190 #define SDL_ECC_BUS_SAFETY_MSS_MAIN_VBUSP 22U
191 #define SDL_ECC_BUS_SAFETY_MSS_PERI_VBUSP 23U
192 #define SDL_ECC_BUS_SAFETY_MSS_QSPI 24U
193 #define SDL_ECC_BUS_SAFETY_MSS_CPSW 25U
194 #define SDL_ECC_BUS_SAFETY_MSS_MCRC 26U
195 #define SDL_ECC_BUS_SAFETY_MSS_L2_A 27U
196 #define SDL_ECC_BUS_SAFETY_MSS_L2_B 28U
197 #define SDL_ECC_BUS_SAFETY_MSS_L2_C 29U
198 #define SDL_ECC_BUS_SAFETY_MSS_L2_D 30U
199 #define SDL_ECC_BUS_SAFETY_MSS_SCRP 31U
200 #define SDL_ECC_BUS_SAFETY_MSS_DAP 32U
201 #define SDL_ECC_BUS_SAFETY_MSS_MMC 33U
202 #define SDL_ECC_BUS_SAFETY_MSS_SCRP0 35U
203 #define SDL_ECC_BUS_SAFETY_MSS_SCRP1 36U
204 #define SDL_ECC_BUS_SAFETY_ICSSM_PDSP0 37U
205 #define SDL_ECC_BUS_SAFETY_ICSSM_PDSP1 38U
206 #define SDL_ECC_BUS_SAFETY_ICSSM_S 39U
207 #define SDL_ECC_BUS_SAFETY_DAP 40U
208 #define SDL_ECC_BUS_SAFETY_MSS_STM_STIM 41U
209 
210 #ifdef _cplusplus
211 }
212 
213 #endif /*extern "C" */
214 
215 #endif
216