


CCS Debug and Trace

Debug Tools Value Chain



Tools Capabilities

Stop Mode Debug

- JTAG (1149.1) support
- C66x, Cortex A15, Cortex M4, EVE(ARM9), IVA(ARM9), and PRU debug
- C66x, Cortex A15, Cortex M4, ARM9, ARM32 supports HW breakpoints, Watchpoints, and performance counters
- Debug code from reset vector
- CPU and system reset debug
- Symmetrical multi processing (SMP) debug
- Global run and halt across processors
- Debug across low power transitions
- Linux/Android kernel aware debug
- **Hypervisor (VM and Guest OS) Debug (2Q 2014)**

Run Mode Debug

- GDB based
- Linux and Android support
- Process level execution control
- Process level breakpoints
- Linux eclipse plug-in add-on to CCS for simultaneous kernel and app debug

Processor Trace and Profiling

- DSP Trace – PC, cycles, data, & events (PG 1.0 not working)
- Cortex A15 – PC and cycles
- Embedded trace buffer (ETB)
- **Off-chip trace via Pro Trace (Aug 2013)**
- DSP cache and pipeline stalls profiling (PG 1.0 not working)
- PC based function level profiling
- CToolsLib embedded trace instrumentation
- **Trace based code coverage (CCS v5.5 - 4Q 2013)**
- **CToolsProf: GNU style CLI for trace and profiling (1H 2014)**
- **Trace over USB3 (2Q 2014)**

SoC Instrumentation and Analysis

- Chip level system SW instrumentation view
- System Trace Linux drivers for HW assisted printf
- Embedded Trace Buffer (ETB) & off-chip collection
- Cache performance measurement for IPU, and EVE (CTSET)
- Bus bandwidth and latency profiling (Stats Collect.)
- Bus interconnect traffic profiling (OCPWP)
- Power and clock management profiling
- IVAHD accelerators execution profiling
- CToolsLib for embedded debug and trace
- **CToolsProf: GNU style CLI for trace and profiling (1H 2014)**

JTAG Probes and Trace Receivers



XDS100v2/v3



XDS200



XDS510



XDS560v2 STM



XDS560v2 Pro Trace

XDS JTAG and Trace Receivers



XDS100 v2

- Entry level JTAG for hobbyist and universities
- CCS Cortex A download speed ~30 KB/sec
- USB 2.0
- TI 14 and CTI 20 native
- Open HW reference design

XDS200

- Performance JTAG at low cost for serious users
- CCS Cortex A download speed ~300 KB/sec
- ARM SWD and SWO support
- USB 2.0 and optional ENET
- Bi-direction GPIOs for instrumentation
- TI, MIPI, and ARM connector option
- 3P EPK licensed

XDS510

- Performance JTAG for serious users
- CCS Cortex A download speed ~250 KB/sec
- USB 2.0
- TI 14 and CTI 20 native
- 3P EPK licensed



XDS560 v2 STM

- High performance JTAG & cJTAG for professional users
- CCS Cortex A download speed ~600 KB/sec
- Low bandwidth trace receiver (STM & Cortex M)
- USB 2.0 and ENET
- 4 pin @ 100 MHz with auto skew & jitter calibration
- 128 MB storage
- MIPI 60 native with add-on adapters
- 3P EPK licensed

XDS Pro Trace Receiver

- High performance JTAG & cJTAG for professional users
- CCS Cortex A download speed ~600 KB/sec
- High bandwidth dual-channel trace receiver (DSP, Cortex, & STM)
- USB 2.0 and ENET
- 32 pin @ 250 MHz DDR with auto skew & jitter calibration
- 2 GB trace storage buffer
- MIPI 60 native with add-on adapters
- 3P EPK licensed

Embedded Debug and Analysis APIs


Field Deployed Debug and Trace

<http://processors.wiki.ti.com/index.php/CToolsLib>

- CtoolsLib – Enabling embedded debug, trace setup, and analysis usage
- Easy access to debug capabilities via simple C APIs
- Very low latency and small footprint (order of few KBs)
- Easy OS integration
- Easy import and data visualization via CCS

API	Jacinto6
ETBLib - Programmatic access to program and read trace data from an Embedded Trace Buffer	✓
ETMLib - Programmatic access to setup Cortex A15 trace export	✓
STMLib – Printf like instrumentation APIs with HW acceleration	✓
STM Linux driver – Enables C printf output redirection to STM port (HW acceleration with SoC Timestamping)	✓
SCLib - Programmatic access to setup Statistics Collectors for SoC visibility	✓
PMCMLib - Programmatic access to setup power and clock management profiling visibility	✓

Embedded Debug and Analysis APIs – Usage Flow



Data Import/Analysis:

Code Composer Studio
Standalone Trace decoder (TD)
User developed custom tools

Data Transport:

Ethernet, JTAG, or user defined

Triggering/Collection:

CToolsLib APIs

Technology Overview

TDAX Debug and Trace – Key Goals

Efficiency

- Reuse ARM IP with TI differentiation additions

Consistency

- Across all TDAX family devices


Product Life Cycle

- Development and deployment

Eco System Enablement

- 3P framework and low cost tools

TDA2x Debug and Trace View



TDA2x Debug and Trace – Capabilities (i)

Debug

- **Debug Interface**

- JTAG 1149.1 : 5 pin JATG debug interface for stop mode debug
- cJTAG 1149.7: 2 pin compact JATG (cJTAG) debug interface for stop mode debug.
- IcePick: Dynamic scan chain, power, clock, and reset management
- ICEMelter: For controlling power and wakeup of DebugSS

- **Debug Ports (DP), Breakpoints, and Counters**

- Cortex-A15: ARM CoreSight on-chip debug breakpoint, watchpoint, and performance measurement units (PMU), Debug access port (DAP)
- C66x DSP: TI ICEMaker on-chip debug, Advanced event triggering (AET) for SW/HW breakpoints, watchpoints, and profile counters
- IVAHD (ARM9): ARM debug with TI ICECrusher extensions for HW breakpoints and watchpoints
- EVE: TI debug IP with SW/HW breakpoints on ARP32; macro level stepping for VCOP
- PRU: TI debug IP with SW breakpoints

- **Cross Triggering**

- MPU SS: Arm CoreSight Cross triggering
- Debug SS level : TI X triggering to propagate debug (trigger) events from one processor subsystem/module to another.

- **Sub-system Counter and Timers (SCTM)**

- Cache performance measurement for the IPU, and EVE sub-system

TDA2x Debug and Trace – Capabilities (ii)

Trace

- **Real-time Processor Trace**
 - Cortex-A15 processor trace consisting PC and timing
 - C66x DSP processor trace with PC, timing, data, and events
- **Real-time System Trace (STM)**
 - SW Messages - Hardware accelerated multi-core software instrumentation
 - Statistics collectors– Non-intrusive SoC bus bandwidth and latency profiling events
 - IVAHD - Software Message & System Events (SMSET)
 - Power and Clock Management (PM/CM) profiling
 - OCP Watchpoint (OCP_WP) – bus traffic monitoring
 - Chip level timing correlation
- **Embedded Trace Buffer Router (TBR)**
 - On-chip trace capture buffer for real-time trace
 - Routing trace to USB3 interface
- **Trace Port Export Unit (TPIU)**
 - Off-chip Cortex, DSP, and STM trace export
 - Requires external trace receiver (like XDS560v2 STM or XDS560v2 Pro Trace)

CCS Debug Setup

Setup and Installation Overview

- **Hardware Setup**

- XDS560v2 STM Trace
- TDA2x/3x EVM

- **Software Installation**

- Code Composer Studio
 - CCS v5.5
- http://processors.wiki.ti.com/index.php/Download_CCS
- Latest TI Emulator Update via Update Manager in CCS
- TDA2x/3x Chip Support Package (CSP)

TDA2x EVM Debug Setup

- In CCS, setup TDA2x target configuration with Spectrum Digital XDS560v2 STM USB Emulator connection
 - Go to **File → New → Target Configuration File**
 - Type file name as **XDS560v2_VAYUEVM** and click Finish
 - Now select Connection as “Spectrum Digital XDS560V2 STM USB Emulator”
 - Type **ADAS-S28** in the Device field; device names will be filtered; select/check **ADAS-S28**
 - Click on Target Configuration from Advanced Setup (RHS)
 - Check **Bypass** for the unused CPUs to save time when launching.
 - Select **View->Target Configurations** to see a list of all configuration files.
 - Select the one you just created (as **XDS560v2_VAYUEVM.ccxml**) under User Defined.
 - Launch the debug session by selecting the Launch Selected Configuration in the context menu.
- Connect **Cortex A15** core

The image displays two screenshots from the Code Composer Studio (CCS) interface. The left screenshot shows the 'Target Configurations' window with a list of targets. A context menu is open over the 'Spectrum Digital XDS560V2 STM USB Emulator_0/CortexA15_0' target, showing options like 'Connect Target', 'Disconnect Target', and 'Hide core(s)'. The right screenshot shows the 'Basic' setup window for the 'XDS560v2_VAYUEVM.ccxml' target. It displays the 'General Setup' section with 'Connection' set to 'Spectrum Digital XDS560V2 STM USB Emulator' and 'Board or Device' set to 'DRA7xx'.

General Debug Features


GEL Files

- GEL (General Extension Language):

The General Extension Language (GEL) is an interpretive language similar to C that lets you create functions to extend CCS IDE's usefulness. You create your GEL functions using the GEL grammar and then load them into the IDE. With GEL, you can access actual/simulated target memory locations and add options to the IDE's GEL menu. You can also add GEL functions to the Watch window so they execute at every breakpoint. Details can be found in CCS Help.



- GEL files included from Vayu CSP (Download via CDDS)

- GEL file default location: C:\ti\ccsv5\ccs_base\emulation\gel\DRA7xx
- DRA7xx_prcm_config.gel
 - PRCM functions: DPLLs, Power & Clocks Initialization.
- DRA7xx_ddr_config.gel
 - Configure EMIFs for DDR3 at 532Mhz or 400 Mhz.
- DRA7xx_pad_config.gel
 - Initialize Padconf registers based on Vayu EVM.
- DRA7xx_multicore_reset.gel
 - Provide options to enable/reset Multi-core.




Connection and Register View

- Download program or symbol only to target cores
 - Click “CPU Reset (SW)” before loading program



- Debug execution controls (run, halt step, reset etc) are available from the debug view




- Register view ([View](#) → [Registers](#)) includes all the core registers including CP15. A rich set of peripheral register is also available when connecting to A15.

Name	Value	Description
L4_CFG_CM_CORE_AON_MPU_CM_		
CM_MPU_CLKSTCTRL	0x00000102	This register enables the MPU domain power state transition.
RESERVED	000000000000000000000000...	
CLKACTIVITY_MPU_GCLK	1 - ACT	This field indicates the state of the MPU_DPLL_CLK clock in the MPU domain.
RESERVED	000000	
CLKTRCTRL	10 - SW_WKUP	Controls the clock state transition of the MPU clock domain.
CM_MPU_STATICDEP	0x2C00B0B0	This register controls the static domain dependencies from the MPU domain.
CM_MPU_DYNAMICDEP	0x04000030	This register controls the dynamic domain dependencies from the MPU domain.
CM_MPU_MPU_CLKCTRL	0x01000001	This register manages the MPU clocks. [Memory Mapped]
CM_MPU_MPU_DBG_CLKCTRL	0x00000001	This register manages the MPU_MPU_DBG clocks. [warm reset]
L4_WKUP_PRM_COREAON_PRM		
L4_CFG_CM_CORE_IVA_CM_CORE		
CM_IVA_CLKSTCTRL	0x00000102	This register enables the IVA domain power state transition.
RESERVED	000000000000000000000000...	
CLKACTIVITY_IVA_GCLK	1 - ACT	This field indicates the state of the IVA_ROOT_CLK clock in the IVA domain.
RESERVED	000000	
CLKTRCTRL	10 - SW_WKUP	Controls the clock state transition of the IVA clock domain.
CM_IVA_STATICDEP	0x00000020	This register controls the static domain dependencies from the IVA domain.
CM_IVA_DYNAMICDEP	0x00000000	This register controls the dynamic domain dependencies from the IVA domain.
CM_IVA_IVA_CLKCTRL	0x00050001	This register manages the IVA clocks. [Memory Mapped]
CM_IVA_SL2_CLKCTRL	0x00030000	This register manages the SL2 clocks. [Memory Mapped]
L4_WKUP_PRM_FMIU_CM		


Memory view

- Memory view ([View](#) → [Memory Browser](#)) in the context of Cortex A15.

Ability to simultaneously view physical memory and the memory as visible to the CPU.




- Cortex DAP memory view
 - Right click on the connection in the debug view and click on [Show All Cores](#)
 - Select debug context for [CS_DAP_DebugSS](#)
 - Memory view (system view) shows system view of the memory (same as what you saw from the Cortex A15 context in the memory view)
 - View can be changed to APB view from the memory windows





Breakpoints

- Breakpoint view ([View → Breakpoints](#)) has SW Breakpoints, HW Breakpoints, Watchpoints, and PMU counters (count events).





- A breakpoint or Watchpoint can be added from the breakpoint view (or right click source view context).
 - Once a breakpoint is set, it is populated in the breakpoint view.



- Run the target and the breakpoint will be hit on [a15SlaveAppTask](#).



Trace Use Cases

- In menu select *Tools -> Hardware Trace Analyzer -> PC Trace* to start PC Trace
- Click on **Start** to setup the trace and open Trace Viewer.




Execution flow graph

Function execution graph can be launched by clicking [Analyze -> Function Execution Graph](#)



View EMIF bandwidth utilization

- Select *Memory Throughput – CSSTM_0* tab to see EMIF throughput over a period of time the trace was captured
- The tabular view and graphs are correlated for easy navigation
- Capabilities like zooming, measurement market, grouping, find, and filtering etc are available from the tabular and graphical views




CCS Debug Support for SYS/BIOS

- Object Viewer (ROV) provides higher-level view of internal state of objects like Task, Swi, and Semaphore
 - “Smart” Watch Window – much more than a raw C struct view
 - Example: stack and heap usage computed and displayed
- Instrumentation (System Analyzer & UIA)
 - Interesting events are efficiently logged from SYS/BIOS and application code
 - Host tools decode and display: context-switch graph, CPU load, status messages
- Exceptions
 - Hardware-generated exceptions are caught and registers state is saved (device specific)
- Stack checking at runtime
- Debug kernel
 - Parameter checking via asserts
 - Internal state asserts
 - Optional via configuration – no API differences
- Source code

Object Viewer (ROV)

- ROV provides four different views
 - Module: module-wide (global) state
 - Basic: simpler view of state for each object (instance)
 - Detailed: advanced view of state for each object
 - Raw: all the state in an unfiltered view (much like a C struct view)
- Runs in the same Debug perspective as C source debugger



The screenshot shows the Object Viewer (ROV) window with the 'Detailed' view selected. The left pane lists 'Viewable Modules' including BIOS, Cache, Clock, Diags, Event, EventCombiner, Exception, GateHwi, and GateMutex. The main pane displays a table of objects with the following data:

address	label	priority	mode	fxn	arg0	arg1	stackPeak	stackSize	stackBase	blockedOn
0xc30685b8		1	Ready	taskLoad	0x00000000	0x00000000	604	2048	0xc30d7a70	
0xc3068600		2	Blocked	ti_ndk_config_Glob...	0x00000000	0x00000000	1380	8192	0xc30d8270	Semaphore: 0xc30c31d8
0xc3068648	ti.sysbios.knl.Task.IdleTask	0	Running	ti_sysbios_knl_Idle...	0x00000000	0x00000000	892	2048	0xc30da270	
0xc3068690	Adaptor Tx	1	Blocked	ti_uia_runtime_sup...	0x00000000	0x00000000	668	2048	0xc30daa70	Event: 0xc3068408
0xc30686d8	Adaptor Rx	1	Blocked	ti_uia_runtime_sup...	0x00000000	0x00000000	668	2048	0xc30db270	Semaphore: 0xc30c58a8
0xc30c33d8	ConfigBoot	5	Terminated	N5_BootTask	0xc3052cc4	0x00000000	884	4096	0xc30c3428	
0xc30c4bb8	DHCPclient	5	Blocked	dhcpState	0xc30c4478	0x00000000	828	3072	0xc30c4c08	Task_sleep(14399780)

ROV Setup

- Connect target and load symbols
- Go to Window->preferences->Code Composer Studio->RTSC
- Pick device family as “ARM”,
- Remove all unnecessary paths and then click Add
- Ensure you add package path till packages folder e.g. <my_path>\bios_6_37_01_24\packages – This is under ti_components
- Add all packages that you need typically (ipc, bios and xdc)
- Click Apply then ok
- Copy the “*.rov.xs” file from \vision_sdk\binaries\obj\vision_sdk\tda2xx-evm\ipu1_0\release\vision_sdk_configuro\package\cfg to \vision_sdk\binaries\vision_sdk\bin\tda2xx-evm (where you have the binaries).
 - For IPU1_0 – copy MAIN_APP_ipu1_0_pem4.rov.xs
 - For DSP1 – Copy MAIN_APP_c6xdsp1_pe66.rov.xs
- This is a very important step, without this ROV will not work
- Close and re-open CCS
- Launch/Re-Launch the ROV through Tools-> RTOS object View (ROV)
- Navigate through “Viewable Modules” to debug/analysis

CCS Trace Debug

- L3 Statistic Collectors
- OCP Watch Point
- EVE SMSET Trace
- DSP Processor Trace

L3 StatColl Overview


- Provides ability to probe OCP (Open Core Bus Protocol) or NTTP (Arteris L3 Interconnect Packet Protocol) links.
- Transmitting results to a debug unit through a dedicated NTTP link.
- Software controlled at run time through the service network.
- Non intrusive monitoring
- Up to 8 probes for monitoring NTTP or OCP links.
- Programmable filters and counters.
- Collect results at programmable time interval
- Provides metrics such as throughput and latency on some data flows.
- Additional filtering capabilities to focus on certain initiators or targets.

L3 Statistic Collectors (StatColl)

- 10 statcoll instances available on Vayu to measure traffic statistics of different subsystems.
- Static Mapping from subsystems to statistic collector.

StatColl_0			
Probe #	Description	Link	Port #
0	EMIF1_SYS	OCP REQ	0
		OCP RSP	1
1	EMIF2_SYS	OCP REQ	2
		OCP RSP	3
2	MA_MPU_P1	OCP REQ	4
		OCP RSP	5
3	MA_MPU_P2	OCP REQ	6
		OCP RSP	7

Refer the Vayu TRM to know the complete Initiator to statcoll mapping.




L3 Statcoll - A Small Caveat

- If CPU has cache enabled, the data read from the L3 Statcoll and actual bytes transferred may differ.
- This is because the L3 statcoll reads bytes at the L3/EMIF interface and lot of data may be cached already.
- ARM performs speculative reads. Not all reads are used by the CPU.


L3 Statistic Collectors from Software

- In a production board where DEBUG connectivity is difficult to achieve, a spare CPU core and spare timer can be used to read the StatColl registers at regular intervals.
- Eg. To capture the BW profile of a given initiator use the following steps:
 - Set up the StatColl for the initiator to capture number of bytes transferred.
 - Configure a timer to maintain 'x' us time gap.
 - Read the number of bytes transferred every 'x' us at the initiator ports (read + write) or the destination memory from the StatColl register.
 - The number of bytes obtained is divided by 'x' us to get the average BW within the 'x' us.
 - The process is repeated multiple times to generate a bandwidth profile.
- x=100 us is found to give good granularity for analyzing the traffic.



OCP Watch Point Profiling


- Functional debug capability.
- Internal probes embedded for DMM_P1-2, L4_CFG, L4_PER_P0-1-2-3, GPMC and OCMC_RAM
- Capture time stamped Address, Burst Length Trace filtered on a Single Initiator/All Initiators/Group of Initiators.
- Trace sent directly to the Debug SS.



EVE SMSET Trace

- Example:
 - 7x7 Gaussian filter of a 768x512 image divided into 128x64 blocks and apportioned across 4 EVE cores,
 - 4 EVE's working horizontally with first EVE being allocated 1/4th of the data, next EVE being allocated next 1/4th and so on.
 - From a compute we would expect at least: $128 \times 64 \times 49 / 16 \times 1/2 = 12544$ SMSET (ARP32) cycles with 19 cycles of pipeline overhead + 6-7 cycles of parameter decode + 6 cycles of command decode = $12544 + 32 = 12576$.
 - From a DMA we need to bring in a 130 x 66 and produce a $128 \times 64 = 16,772$ bytes which at @ 5.88 bytes per VCOP cycle should be $= 16772 * 1/5.88 * 1/2 = 1445$ cycles.

EVE SMSET Trace (cont.)



EVE SMSET EDMA Trace

- Write to the AETCTL the STRTEVT and the ENDINT the DMA channel numbers being used to be able to capture the beginning of the series of the EDMA transactions and the end of the EDMA transactions.

VAYU:EVE_TPCC:AETCTL

Address offset	0x0 0700			
Physical address	0xA 0700	Instance	EVE1__TPCC0	
	0xA 0700		EVE2__TPCC0	
	0xA 0700		EVE3__TPCC0	
	0xA 0700		EVE4__TPCC0	
Description	Advanced Event Trigger Control			
Type	RW			
Bits	Field Name	Description	Type	Reset
31	EN	AET Enable: EN = 0 : AET event generation is disabled. EN = 1 : AET event generation is enabled.	RW	0
30:14	Reserved	write 0's for future compatibility reads return 0's	RW	0x0 0000
13:8	ENDINT	AET End Interrupt: Dictates the completion interrupt number that will force the tpcc_ aet signal to be deasserted (low)	RW	0x00
7	Reserved	write 0's for future compatibility reads return 0's	RW	0
6	TYPE	AET Event Type: TYPE = 0 : Event specified by STARTEVT applies to DMA Events (set by ER, ESR, or CER) TYPE = 1 : Event specified by STARTEVT applies to QDMA Events	RW	0
5:0	STRTEVT	AET Start Event: Dictates the Event Number that will force the tpcc_ aet signal to be asserted (high)	RW	0x00

DSP Processor Trace

- Example:
 - DSP Programming the DSP EDMA to start and then waiting for EDMA completion of 8MB DDR to DDR transfer.
 - Processor PC Trace/Function profiling and Write address trace enabled for the DSP.

Function:string	Program Address:uint eger:hex	Load Address:uint eger:hex	Disassem bly:string	S o u r c e C y c l e :l o n g :d e c i m a l	Delta Cycles:ul ong:dec imal	Code:uint eger:hex
				<	0	
main()	0x801462	0x801462		<	0	4 0x6C6E
main()	0x801464	0x801464			4	1 0x984D
main()	0x801466	0x801466			5	4 0x6C6E
main()	0x801468	0x801468			9	1 0x23FC2F6
main()	0x80146C	0x80146C		<	10	1 0x22803E2
main()	0x801470	0x801470			11	1 0x200037E
main()	0x801474	0x801474		<	12	1 0xFE73
main()	0x801476	0x801476			13	6 0xCFCD
main()	0x801478	0x801478			13	0x1FFE8F12
edmaStart(unsigned int, unsigned int)	0x8008D8	0x8008D8		<	19	1 0x7BF005A
edmaStart(unsigned int, unsigned int)	0x8008E0	0x8008E0			20	1 0xDC45
edmaStart(unsigned int, unsigned int)	0x8008E2	0x8008E2			21	1 0xAC45
edmaStart(unsigned int, unsigned int)	0x8008E4	0x8008E4		<	22	6 0xAAA120
edmaStart(unsigned int, unsigned int)	0x800A34	0x800A34			28	1 0xFE73
edmaStart(unsigned int, unsigned int)	0x800A36	0x800A36			29	1 0x86E9
edmaStart(unsigned int, unsigned int)	0x800A38	0x800A38			30	6 0x2F64A120
edmaStart(unsigned int, unsigned int)	0x8008E8	0x8008E8		<	36	1 0x13FBDA
edmaStart(unsigned int, unsigned int)	0x8008EC	0x8008EC			37	5 0x20268120
edmaStart(unsigned int, unsigned int)	0x8008F0	0x8008F0			42	1 0x2101FDA
edmaStart(unsigned int, unsigned int)	0x8008F4	0x8008F4		<	43	1 0x180006C
edmaStart(unsigned int, unsigned int)	0x8008F8	0x8008F8			44	1 0xAC4D
edmaStart(unsigned int, unsigned int)	0x8008FA	0x8008FA			45	1 0x26A6
edmaStart(unsigned int, unsigned int)	0x800900	0x800900			46	2 0x2000

