

## ***IPCLib with SYS/BIOS and Vision SDK***

*Processor BU*

### **ABSTRACT**

This application note provides details of IPCLib integration with Vision SDK. It showcases which layers of the framework stack were modified to use IPCLib as inter processor communication layer. It also focuses on how IPCLib can be used without Vision SDK from an application running on SYS/BIOS.

### **Contents**

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Terms and Abbreviations.....</b>             | <b>2</b>  |
| <b>2</b> | <b>IPCLib integration with Vision SDK .....</b> | <b>2</b>  |
| 2.1      | Build .....                                     | 2         |
| 2.2      | Directory structure .....                       | 2         |
| 2.3      | Integration .....                               | 2         |
| 2.4      | Synchronization logic.....                      | 3         |
| <b>3</b> | <b>IPCLib with SYS/BIOS .....</b>               | <b>3</b>  |
| 3.1      | Interface .....                                 | 3         |
| 3.2      | Sysbios based application with IPCLib.....      | 4         |
| 3.3      | IPCLib configuration .....                      | 5         |
| 3.4      | Hardware resource usage for IPCLib .....        | 5         |
| <b>4</b> | <b>Revision History .....</b>                   | <b>12</b> |

### **Figures**

|                 |   |          |
|-----------------|---|----------|
| <b>Figure 1</b> | <b>IPC integration with vision SDK .....</b>        | <b>3</b> |
| <b>Figure 2</b> | <b>SYS/BIOS based application with IPCLib .....</b> | <b>4</b> |
| <b>Figure 3</b> | <b>IPCLib sender-receiver sequence .....</b>        | <b>5</b> |

### **Tables**

|                 |   |          |
|-----------------|---|----------|
| <b>Table 1.</b> | <b>Hardware resource usage for IPCLib .....</b> | <b>6</b> |
|-----------------|---|----------|

## 1 Terms and Abbreviations

IPCLib – Bare metal IPCLib supported by PDK which can also be used with SYS/BIOS.

Bios IPC – Traditional IPC 3.x package (supports Notify, MessageQ and many other IPC modules) Vision SDK – ADAS video frame work for TDAxx devices

SYS/BIOS or sysbios – TI's operating system.

## 2 IPCLib integration with Vision SDK

### 2.1 Build

Vision SDK provides a configuration file build time argument `IPC_LIB_INCLUDE` Assuming the `MAKECONFIG` has been selected correctly in `Rules.make`

1. To build VisionSDK with IPCLib, update the configuration file with `IPC_LIB_INCLUDE=yes`

```
make -s -j depend
make -s -j
```

2. To build VisionSDK with bios IPC, update the configuration file with `IPC_LIB_INCLUDE=no`

```
make -s -j depend
make -s -j
```

### 2.2 Directory structure

System API IPCLib implementation

`vision_sdk\links_fw\src\rtos\links_common\system\system_ipc_ipc_lib.c`

System API Bios IPC implementation


`vision_sdk\links_fw\src\rtos\links_common\system\system_ipc_bios_ipc.c`

### 2.3 Integration

Vision SDK has different APIs (Link API, System API, Utils etc), these are used to put the framework together. IPCLib is integrated under System API. By not changing interface at System API all the links and applications remain unchanged and user can still switch between IPCLib and bios IPC at build time.

Figure 1 demonstrates different layers in Vision SDK and how IPCLib layer is integrated.

IPCLib uses mailbox driver from PDK APIs to avail OS services like interrupt handler registration. The Link layer is agnostic of these details underneath and uses IPCLib interface only.



**Figure 1 IPC integration with vision SDK**

## 2.4 Synchronization logic

IPCLib gets used in multiprocessor applications. The synchronization after start up is a crucial thing and determines when it is safe to send / receive messages from remote core. Vision SDK implements synchronization logic using shared memory and following APIs.

```

void System_initDone(void)
void System_testInitDone(void)
void System_confirmInitDone(void)
  
```

These are implemented in vision\_sdk\links\_fw\src\rtos\links\_common\system\system\_common.c

These APIs use REMOTE\_LOG\_MEM shared memory section to ensure all cores sync to the master core where application is running and vice versa. The logic works with every core participating in application and ensures interrupts are used only after state transition from CORE\_APP\_INITSTATUS\_INIT\_DONE -> CORE\_APP\_INITSTATUS\_TEST\_INIT\_DONE -> CORE\_APP\_INITSTATUS\_CONFIRM\_INIT\_DONE happens for every core. There are core specific versions of same above APIs which can be used in usecases like fast boot where boot sequence is split between early and late.

## 3 IPCLib with SYS/BIOS


### 3.1 Interface

Interface remains same as that of bare metal IPCLib API.

ti\_components\drivers\pdk\_XX\_XX\_XX\_XX\packages\ti\drv\ipc\_lite\ipclib\_interrupt.h

### 3.2 Sysbios based application with IPCLib

Using above mentioned interface one can write sender - receiver IPC application. IPCLib allows passing 32 bit payloads NxN fashion, where N is number of cores in the given SOC. Sysbios based application will have layers as shown in Figure 2 below. Application can use IPCLib interface directly.



**Figure 2 SYS/BIOS based application with IPCLib**

Receiver's sequence

1. IPCLib\_interruptSetDefaultInitPrm() (optional but advised)
2. Change params as required
3. IPCLib\_interruptInit() - with valid params
4. IPCLib\_interruptRegisterEvent() - with valid callback function


Sender's sequence

1. IPCLib\_interruptSetDefaultInitPrm() (optional but advised)
2. Change params as required
3. IPCLib\_interruptInit() - with valid params
4. IPCLib\_interruptSendEvent() - with valid payload and event id

Essentially IPCLib allows receivers to register multiple callback functions. Number of callbacks is capped by IPCLIB\_MAX\_EVENTS defined in interface. The module maintains this callback table and delivers message/payload to right callback upon receiving interrupt. It multiplexes events over single interrupt line from sender M to receiver N. This gives applications more flexibility with minimal system mailbox usage.

Figure 3 below shows sender and receiver sequence and usage of system mailbox for a bidirectional communication between two cores.

This applies to all nXn communication in the SOC



**Figure 3 IPCLib sender-receiver sequence**

**Important note** – Synchronization between cores is not taken care by IPCLib. It has to be implemented by application. For reference one can refer Vision SDK section below.

### 3.3 IPCLib configuration

pdk\_XX\_XX\_XX\_XX\packages\ti\drv\ipc\_lite\src\<\$SOC>\ipclib\_interrupt<\$SOC>ProcCfg.c  
pdk\_XX\_XX\_XX\_XX\packages\ti\drv\ipc\_lite\src\<\$SOC>\ipclib\_interrupt<\$SOC>MailboxCfg.c  
pdk\_XX\_XX\_XX\_XX\packages\ti\drv\ipc\_lite\src\<\$SOC>\ipclib\_interrupt<\$SOC>XbarCfg.c

These files constitute configuration for IPCLib. Mailbox base addresses, interrupt cross bar settings, interrupt numbers and proclds are defined here and can be changed as per requirement.

In most of the cases for writing an IPCLib application there is no need change these. More information about these files is present in the interface.

### 3.4 Hardware resource usage for IPCLib

By default IPCLib uses following hardware resources depending upon numValidProc and validProclds array passed by application during initialization.

**Important note** – IPCLib doesn't establish connection or use any h/w resources for the processor that is not mentioned in the validProclds array.

**Table 1. Hardware resource usage for IPCLib**

| Platform | Mailboxes              | Interrupts numbers  | Cross bar mappings {IRQ_COSSBAR Instance Number, IRQ_CROSSBAR_X} |
|----------|------------------------|---|--|
| TDA2xx   | System mailboxes       | EVE as dst<br><br>60U, /* EVE1 */<br>60U, /* EVE2 */<br>60U, /* EVE3 */<br>60U, /* EVE4 */<br>29U, /* DSP1 */<br>30U, /* DSP2 */<br>29U, /* IPU1_0 */<br>30U, /* IPU2_0 */<br>29U, /* A15 */<br>30U, /* IPU1_1 */<br>30U /* IPU2_1 */   | /* Nothing for EVE */  |
|          | EVE internal mailboxes | DSP1 as dst<br><br>EVE1_MBOX0 55U, /* EVE1 */<br>EVE1_MBOX1 56U, /* EVE2 */<br>EVE1_MBOX2 58U, /* EVE3 */<br>EVE2_MBOX0 59U, /* EVE4 */<br>EVE2_MBOX1 60U, /* DSP1 */<br>EVE2_MBOX2 60U, /* DSP2 */<br>EVE3_MBOX0 57U, /* IPU1_0 */<br>EVE3_MBOX1 60U, /* IPU2_0 */<br>EVE3_MBOX2 57U, /* A15 */<br>EVE4_MBOX0 57U, /* IPU1_1 */<br>EVE4_MBOX1 61U /* IPU2_1 */<br><br>DSP2 as dst<br><br>55U, /* EVE1 */<br>56U, /* EVE2 */<br>58U, /* EVE3 */<br>59U, /* EVE4 */<br>60U, /* DSP1 */<br>60U, /* DSP2 */<br>60U, /* IPU1_0 */<br>57U, /* IPU2_0 */<br>57U, /* A15 */<br>61U, /* IPU1_1 */<br>57U /* IPU2_1 */ |  |

|  |  |  |  |
|--|--|--|--|
|  |  | <p>IPU1_0 as dst</p> <pre> 64U, /* EVE1 */ 65U, /* EVE2 */ 67U, /* EVE3 */ 68U, /* EVE4 */ 66U, /* DSP1 */ 69U, /* DSP2 */ 69U, /* IPU2_0 */ 66U, /* A15 */ 69U, /* IPU1_1 */ 70U /* IPU2_1 */ </pre> <p>IPU2_0 as dst</p> <pre> 64U, /* EVE1 */ 65U, /* EVE2 */ 67U, /* EVE3 */ 68U, /* EVE4 */ 69U, /* DSP1 */ 66U, /* DSP2 */ 69U, /* IPU1_0 */ 66U, /* A15 */ 70U, /* IPU1_1 */ 19U /* IPU2_1 */ </pre> <p>IPU1_1 as dst</p> <pre> 71U, /* EVE1 */ 72U, /* EVE2 */ 74U, /* EVE3 */ 75U, /* EVE4 */ 73U, /* DSP1 */ 76U, /* DSP2 */ 76U, /* IPU1_0 */ 76U, /* IPU2_0 */ 73U, /* A15 */ </pre> <p>IPU2_1 dst</p> <pre> 71U, /* EVE1 */ 72U, /* EVE2 */ 74U, /* EVE3 */ 75U, /* EVE4 */ 76U, /* DSP1 */ 73U, /* DSP2 */ 76U, /* IPU1_0 */ 19U, /* IPU2_0 */ 73U, /* A15 */ </pre> | <pre> {42U, 285U}, /* IPU1_0 / IPU1 &lt;- EVE1 */ {43U, 294U}, /* IPU1_0 / IPU1 &lt;- EVE2 */ {44U, 250U}, /* IPU1_0 / IPU1 &lt;- DSP1, HOST */ {45U, 303U}, /* IPU1_0 / IPU1 &lt;- EVE3 */ {46U, 312U}, /* IPU1_0 / IPU1 &lt;- EVE4 */ {47U, 259U}, /* IPU1_0 / IPU1 &lt;- DSP2, IPU2_0 */ {48U, 263U}, /* IPU1_0 / IPU1 &lt;- IPU2_1 */ </pre> <pre> {42U, 288U}, /* IPU2_0 / IPU2 &lt;- EVE1 */ {43U, 297U}, /* IPU2_0 / IPU2 &lt;- EVE2 */ {44U, 254U}, /* IPU2_0 / IPU2 &lt;- DSP2, HOST */ {45U, 306U}, /* IPU2_0 / IPU2 &lt;- EVE3 */ {46U, 315U}, /* IPU2_0 / IPU2 &lt;- EVE4 */ {47U, 260U}, /* IPU2_0 / IPU2 &lt;- DSP1, IPU1_0 */ {48U, 264U}, /* IPU2_0 / IPU2 &lt;- IPU1_1 */ </pre> <pre> {49U, 289U}, /* IPU1_1 &lt;- EVE1 */ {50U, 298U}, /* IPU1_1 &lt;- EVE2 */ {51U, 252U}, /* IPU1_1 &lt;- DSP1, */ {52U, 307U}, /* IPU1_1 &lt;- EVE3 */ {53U, 316U}, /* IPU1_1 &lt;- EVE4 */ {54U, 263U}, /* IPU1_1 &lt;- DSP2, IPU2_0 */ </pre> <pre> {49U, 289U}, /* IPU2_1 &lt;- EVE1 */ {50U, 298U}, /* IPU2_1 &lt;- EVE2 */ {51U, 256U}, /* IPU2_1 &lt;- DSP2, HOST */ {52U, 307U}, /* IPU2_1 &lt;- EVE3 */ {53U, 316U}, /* IPU2_1 &lt;- EVE4 */ {54U, 264U}, /* IPU2_1 &lt;- DSP1, IPU1_0 */ </pre> |
|--|--|--|--|

|       |  |   |  |
|-------|--|---|--|
|       |  | A15 as dst<br>(MPU IRQ + 32)<br><br>166U, /* EVE1 */<br>167U, /* EVE2 */<br>169U, /* EVE3 */<br>170U, /* EVE4 */<br>168U, /* DSP1 */<br>173U, /* DSP2 */<br>168U, /* IPU1_0 */<br>173U, /* IPU2_0 */<br>168U, /* IPU1_1 */<br>173U /* IPU2_1 */   | {127U, 286U}, /* A15 <- EVE1 */<br>{128U, 295U}, /* A15 <- EVE2 */<br>{129U, 251U}, /* A15 <- DSP1, IPU1_0,<br>IPU1_1 */<br>{130U, 304U}, /* A15 <- EVE3 */<br>{131U, 313U}, /* A15 <- EVE4 */<br>{134U, 255U}, /* A15 <- DSP2, IPU2_0,<br>IPU2_1 */   |
| TDA3x | System<br>mailboxes<br><br>MAILBOX2<br><br>EVE mailboxes<br><br>EVE1_MBOX0<br>EVE1_MBOX1 | DSP1 or DSP2 as<br>dst<br><br>71U, /* DSP1 */<br>71U, /* DSP2 */<br>71U, /* IPU1_0 */<br>71U, /* IPU1_1 */<br>72U, /* EVE1 */<br><br>IPU1_0 as dst<br><br>55U, /* DSP1 */<br>55U, /* DSP2 */<br>19U, /* IPU1_1 */<br>62U /* EVE1 */<br><br>IPU1_1 as dst<br><br>56U, /* DSP1 */<br>56U, /* DSP2 */<br>19U, /* IPU1_0 */<br>63U /* EVE1 */<br><br>EVE as dst<br><br>29U, /* DSP1 */<br>29U, /* DSP2 */<br>29U, /* IPU1_0 */<br>30U, /* IPU1_1 */ | {40U, 237U}, /* DSP1 <- IPU1/DSP2 */<br>{41U, 284U}, /* DSP1 <- EVE1 */<br><br>{40U, 238U}, /* DSP2 <- IPU1/DSP1 */<br>{41U, 285U}, /* DSP2 <- EVE1 */<br><br>{33U, 239U}, /* IPU1_0 <- DSP1/DSP2 */<br>{40U, 286U}, /* IPU1_0 <- EVE1 */<br><br>{34U, 240U}, /* IPU1_1 <- DSP1/DSP2 */<br>{41U, 287U}, /* IPU1_1 <- EVE1 */ |



|        |   |  |   |
|--------|---|--|---|
| TDA2Ex | System<br>mailboxes<br><br>MAILBOX5<br>MAILBOX6<br>MAILBOX7<br>MAILBOX8 | DSP1 as dst<br><br>60U, /* DSP1 */<br>57U, /* IPU1_0 */<br>60U, /* IPU2_0 */<br>57U, /* A15 */<br>57U, /* IPU1_1 */<br>61U /* IPU2_1 */<br><br>IPU1_0 as dst<br><br>66U, /* DSP1 */<br>69U, /* IPU2_0 */<br>66U, /* A15 */<br>69U, /* IPU1_1 */<br>70U /* IPU2_1 */<br><br>IPU2_0 as dst<br><br>69U, /* DSP1 */<br>69U, /* IPU1_0 */<br>66U, /* A15 */<br>70U, /* IPU1_1 */<br>19U /* IPU2_1 */<br><br>IPU1_1 as dst<br><br>73U, /* DSP1 */<br>76U, /* IPU1_0 */<br>76U, /* IPU2_0 */<br>73U, /* A15 */<br><br>IPU2_1 as dst<br><br>76U, /* DSP1 */<br>76U, /* IPU1_0 */<br>19U, /* IPU2_0 */<br>73U, /* A15 */<br><br>A15 as dst<br><br>168U, /* DSP1 */<br>168U, /* IPU1_0 */<br>173U, /* IPU2_0 */<br>168U, /* IPU1_1 */<br>173U /* IPU2_1 */ | {26U, 249U}, /* DSP1 <- IPU1_0, HOST,<br>IPU1_1 */<br>{29U, 257U}, /* DSP1 <- DSP2, IPU2_0 */<br>{30U, 261U}, /* DSP1 <- IPU2_1 */<br><br>{44U, 250U}, /* IPU1_0 / IPU1 <- DSP1,<br>HOST */<br>{47U, 259U}, /* IPU1_0 / IPU1 <- DSP2,<br>IPU2_0 */<br>{48U, 263U}, /* IPU1_0 / IPU1 <- IPU2_1 */<br><br>{44U, 254U}, /* IPU2_0 / IPU2 <- HOST */<br>{47U, 260U}, /* IPU2_0 / IPU2 <- DSP1,<br>IPU1_0 */<br>{48U, 264U}, /* IPU2_0 / IPU2 <- IPU1_1 */<br><br>{51U, 252U}, /* IPU1_1 <- DSP1, HOST */<br>{54U, 263U}, /* IPU1_1 <- DSP2, IPU2_0 */<br><br>{51U, 256U}, /* IPU2_1 <- HOST */<br>{54U, 264U}, /* IPU2_1 <- DSP1, IPU1_0 */<br><br>{129U, 251U}, /* A15 <- DSP1, IPU1_0,<br>IPU1_1 */<br>{134U, 255U}, /* A15 <- DSP2, IPU2_0, IPU2_1<br>*/ |
|--------|---|--|---|

|        |                        |                   |  |
|--------|------------------------|-------------------|--|
| TDA2Px | System mailboxes       | EVE as dst        |  |
|        | MAILBOX5               | 60U, /* EVE1 */   |  |
|        | MAILBOX6               | 60U, /* EVE2 */   |  |
|        | MAILBOX7               | 29U, /* DSP1 */   |  |
|        | MAILBOX8               | 30U, /* DSP2 */   |  |
|        |                        | 29U, /* IPU1_0 */ |  |
|        |                        | 30U, /* IPU2_0 */ |  |
|        |                        | 29U, /* A15 */    | /* Nothing for EVE */                            |
|        |                        | 30U, /* IPU1_1 */ |  |
|        |                        | 30U /* IPU2_1 */  |  |
|        |                        |                   |  |
|        |                        |                   |  |
|        | EVE internal mailboxes | DSP1 as dst       |  |
|        |                        | 55U, /* EVE1 */   |  |
|        |                        | 56U, /* EVE2 */   |  |
|        |                        | 60U, /* DSP1 */   | {24U, 284U}, /* DSP1 <- EVE1 */                  |
|        | EVE1_MBOX0             | 60U, /* DSP2 */   | {25U, 293U}, /* DSP1 <- EVE2 */                  |
|        | EVE1_MBOX1             | 57U, /* IPU1_0 */ | {26U, 249U}, /* DSP1 <- IPU1_0, HOST, IPU1_1 */  |
|        | EVE1_MBOX2             | 60U, /* IPU2_0 */ | {29U, 257U}, /* DSP1 <- DSP2, IPU2_0 */          |
|        | EVE2_MBOX0             | 60U, /* IPU2_0 */ | {30U, 261U}, /* DSP1 <- IPU2_1 */                |
|        | EVE2_MBOX1             | 57U, /* A15 */    |  |
|        | EVE2_MBOX2             | 57U, /* IPU1_1 */ |  |
|        | EVE3_MBOX0             | 61U /* IPU2_1 */  |  |
|        | EVE3_MBOX1             |                   |  |
|        | EVE3_MBOX2             | DSP2 as dst       |  |
|        | EVE4_MBOX0             | 55U, /* EVE1 */   |  |
|        | EVE4_MBOX1             | 56U, /* EVE2 */   |  |
|        | EVE4_MBOX2             | 60U, /* DSP1 */   | {24U, 287U}, /* DSP2 <- EVE1 */                  |
|        |                        | 60U, /* DSP2 */   | {25U, 296U}, /* DSP2 <- EVE2 */                  |
|        |                        | 60U, /* IPU1_0 */ | {26U, 253U}, /* DSP2 <- IPU1_0, HOST, IPU1_1 */  |
|        |                        | 57U, /* IPU2_0 */ | {29U, 258U}, /* DSP2 <- DSP1, IPU2_0 */          |
|        |                        | 57U, /* A15 */    | {30U, 262U}, /* DSP2 <- IPU2_1 */                |
|        |                        | 61U, /* IPU1_1 */ |  |
|        |                        | 57U /* IPU2_1 */  |  |
|        |                        |                   |  |
|        |                        |                   |  |
|        |                        | IPU1_0 as dst     |  |
|        |                        | 64U, /* EVE1 */   | {42U, 285U}, /* IPU1_0 / IPU1 <- EVE1 */         |
|        |                        | 65U, /* EVE2 */   | {43U, 294U}, /* IPU1_0 / IPU1 <- EVE2 */         |
|        |                        | 66U, /* DSP1 */   | {44U, 250U}, /* IPU1_0 / IPU1 <- DSP1, HOST */   |
|        |                        | 69U, /* DSP2 */   | {47U, 259U}, /* IPU1_0 / IPU1 <- DSP2, IPU2_0 */ |
|        |                        | 69U, /* IPU2_0 */ | {48U, 263U}, /* IPU1_0 / IPU1 <- IPU2_1 */       |
|        |                        | 66U, /* A15 */    |  |
|        |                        | 69U, /* IPU1_1 */ |  |
|        |                        | 70U /* IPU2_1 */  |  |
|        |                        |                   |  |
|        |                        |                   |  |
|        |                        |                   |  |

|  |  |  |  |
|--|--|--|--|
|  |  | <p>IPU2_0 as dst</p> <pre> 64U, /* EVE1 */ 65U, /* EVE2 */ 69U, /* DSP1 */ 66U, /* DSP2 */ 69U, /* IPU1_0 */ 66U, /* A15 */ 70U, /* IPU1_1 */ 19U /* IPU2_1 */ </pre> <p>IPU1_1 as dst</p> <pre> 71U, /* EVE1 */ 72U, /* EVE2 */ 73U, /* DSP1 */ 76U, /* DSP2 */ 76U, /* IPU1_0 */ 76U, /* IPU2_0 */ 73U, /* A15 */ </pre> <p>IPU2_1 dst</p> <pre> 71U, /* EVE1 */ 72U, /* EVE2 */ 76U, /* DSP1 */ 73U, /* DSP2 */ 76U, /* IPU1_0 */ 19U, /* IPU2_0 */ 73U, /* A15 */ </pre> <p>A15 as dst<br/>(MPU IRQ + 32)</p> <pre> 166U, /* EVE1 */ 167U, /* EVE2 */ 168U, /* DSP1 */ 173U, /* DSP2 */ 168U, /* IPU1_0 */ 173U, /* IPU2_0 */ 168U, /* IPU1_1 */ 173U /* IPU2_1 */ */ </pre> | <pre> {42U, 288U}, /* IPU2_0 / IPU2 &lt;- EVE1 */ {43U, 297U}, /* IPU2_0 / IPU2 &lt;- EVE2 */ {44U, 254U}, /* IPU2_0 / IPU2 &lt;- DSP2, HOST */ {47U, 260U}, /* IPU2_0 / IPU2 &lt;- DSP1, IPU1_0 */ {48U, 264U}, /* IPU2_0 / IPU2 &lt;- IPU1_1 */ </pre> <pre> {49U, 289U}, /* IPU1_1 &lt;- EVE1 */ {50U, 298U}, /* IPU1_1 &lt;- EVE2 */ {51U, 252U}, /* IPU1_1 &lt;- DSP1, */ {54U, 263U}, /* IPU1_1 &lt;- DSP2, IPU2_0 */ </pre> <pre> {49U, 289U}, /* IPU2_1 &lt;- EVE1 */ {50U, 298U}, /* IPU2_1 &lt;- EVE2 */ {51U, 256U}, /* IPU2_1 &lt;- DSP2, HOST */ {54U, 264U}, /* IPU2_1 &lt;- DSP1, IPU1_0 */ </pre> <pre> {127U, 286U}, /* A15 &lt;- EVE1 */ {128U, 295U}, /* A15 &lt;- EVE2 */ {129U, 251U}, /* A15 &lt;- DSP1, IPU1_0, IPU1_1 */ {134U, 255U}, /* A15 &lt;- DSP2, IPU2_0, IPU2_1 */ </pre> |
|--|--|--|--|

## 4 Revision History

| Version | Date     | Revision History  |
|---------|----------|---|
| 1.0     | Nov 2016 | Document First Version                                  |
| 1.1     | Dec 2017 | Updates based on the Processor SDK Vision 3.x releases. |

Preliminary