

Vision SDK TI Deep Learning (TIDL) User Guide

Copyright © 2017 Texas Instruments Incorporated. All rights reserved.

Information in this document is subject to change without notice. Texas Instruments may have pending patent applications, trademarks, copyrights, or other intellectual property rights covering matter in this document. The furnishing of this documents is given for usage with Texas Instruments products only and does not give you any license to the intellectual property that might be contained within this document. Texas Instruments makes no implied or expressed warranties in this document and is not responsible for the products based from this document.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards ought to be provided by the customer so as to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is neither responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products.
www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2017, Texas Instruments Incorporated

TABLE OF CONTENTS

1	Introduction	4
2	Build and Run TIDL use case	4
3	TIDL file I/O use case	6
4	Revision History	6

1 Introduction

This user guide provides details on how to build and run TI Deep Learning (TIDL) algorithm file I/O based use cases.

Pl. refer to the following CDDS link for the videos on TIDL algorithm and Vision SDK TIDL use case:

<https://cdds.ext.ti.com/ematrix/common/emxNavigator.jsp?objectId=28670.42872.30602.25095>

The outlines of the TIDL file I/O use cases are as follows:

- This is file input and output based use case where in input frames are read from the input file and output frames are written to output file.
- The TIDL algorithm can be run either on EVEs or DSPs cores.
- An entire input frame is processed on a single core (EVE/DSP) and there are 2 processing pipelines which process alternate frames.

2 Build and Run TIDL use case

The TIDL use case is enabled and runs on TDA2XX SoC only.

Build the Vision SDK for TDA2XX BIOS configuration choosing the 'MAKECONFIG?=tda2xx_evm_bios_all' in the Rules.make.

Pl. refer to the 'VisionSDK_UserGuide_TDA2xx.pdf' for steps on building and running the Vision SDK.

Before running the Vision SDK binary,

- Make sure the following files are present in the MMC/SD card:
 - TIDLCFG.TXT (TIDL use case configuration file)
 - Input file
 - TIDL Network file
 - TIDL Parameter file
- The format of the 'TIDLCFG.TXT' is as shown below:

```
TIDL Configuration parameters
-----

#####
#####

IMP:      Make sure the size of the file names (excluding
extension) is not more
          than 8 characters.

#####
#####

inputWidth=1024
inputHeight=512
inputFile=IN.RGB
```

```
outputFile=OUT.BIN
netFileName=NET.BIN
paramFileName=PRM.BIN
```

Now run the Vision SDK binary and select option 'd (TIDL File I/O Usecase)' from the 'Vision SDK Usecases' main menus.

Select the core to run the TIDL algorithm:

```
[IPU1-0] =====
[IPU1-0] Core Menu
[IPU1-0] =====
[IPU1-0]
[IPU1-0] 1: DSP
[IPU1-0] 2: EVE
```

Select the Use case Mode:

```
[IPU1-0] =====
[IPU1-0] Use case Mode
[IPU1-0] =====
[IPU1-0]
[IPU1-0] 1: Dump Output Frames to file
[IPU1-0] 2: Free Run (Output Frames are not dumped)
```


When option '1:Dump Output Frames to file' is selected, the output frames are dumped to the 'outputFile' file and the use case exits once all the frames in the 'inputFile' are processed.

The option '2: Free Run' doesn't dump the output frames to file and runs until stopped. This is used mainly to get the statistics data of the use case like DDR bandwidth , processor loading, TIDL algorithm performance.

3 TIDL file I/O use case

The TIDL use case can run either on EVE or DSP cores.

Entire input frame is processed on a single core and there are 2 processing pipelines which process the input frames alternatively:



The TIDL generates an 8 bit class ID (0-4) for every input pixel. This class ID represents the segment into which the input pixel belongs to.

The FIVE segments supported are:

Class ID	Segment
0	None
1	Road
2	Pedestrian
3	Traffic Sign
4	Vehicle

4 Revision History

Version	Date	Revision History
0.1	03 rd March 2017	Draft
0.2	29 th June 2017	Updated for Vision SDK rel 3.0

« « « § » » »