

**TMS320C672x**  
**Chip Support Libraries (CSL) v3.x**  
**API Reference Guide**

July 2007

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement

specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related

requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:  
Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated

---

## Preface

### Read This First

---

---

---

#### ***About This Manual***

The API reference guide serves as a software programmer's handbook for working with the TMS 320c672x/DA7xx CSL.

This product supports the following devices: C6722, C6726, C6727, DA705, DA707, DA708, DA710.

Not all APIs and modules in this guide are supported by all devices in the family. Please check the specific product data sheet to determine which peripherals and features are supported by your device.

---

**Abbreviations**

Table of Abbreviations

<b>Abbreviation</b>	<b>Description</b>
API	Application Programming Interface
CSL	Chip Support Library
DMAX	Data Movement Accelerator
EMIF	External Memory Interface
I2C	Inter Integrated Circuit
ICACHE	Instruction Cache
INTC	Interrupt Controller
McASP	Multi channel Audio Serial Port
PLL	Phase Lock Loop Controller
RTI	Real Time Interrupt
SPI	Serial Port Interface
UHPI	Universal Host Port Interface

---

**TABLE OF CONTENTS**

<b>Chapter 1 Introduction .....</b>	<b>14</b>
<b>1.1 Introduction .....</b>	<b>15</b>
<b>1.2 Overview .....</b>	<b>15</b>
<b>1.3 CSL Interface .....</b>	<b>15</b>
<b>1.4 Functional Layer .....</b>	<b>16</b>
1.4.1 CSL Basic Data Types .....	17
1.4.2 Functional Layer Naming Conventions .....	17
1.4.3 Symbolic Constants .....	18
1.4.4 Error Codes .....	19
<b>1.5 Register Layer .....</b>	<b>20</b>
1.5.1 Register Layer Naming Conventions .....	20
1.5.2 Register Overlay Structure .....	21
1.5.3 Register Layer Symbolic Constants .....	21
1.5.4 Register Layer Macros .....	23
<b>1.6 C++ Compatibility .....</b>	<b>23</b>
<b>1.7 INTC Software Architecture .....</b>	<b>23</b>
1.7.1 The Interrupt Controller .....	24
1.7.2 INTC Module Initialization .....	25
1.7.3 Interrupt Dispatcher Specifics .....	26
1.7.4 INTC API Call Sequence .....	26
<b>Chapter 2 CHIP Module .....</b>	<b>27</b>
<b>2.1 Overview .....</b>	<b>28</b>
<b>2.2 Functions .....</b>	<b>30</b>
2.2.1 CSL_chipInit .....	30
2.2.2 CSL_chipWriteReg .....	30
2.2.3 CSL_chipReadReg .....	31
<b>2.3 Data Structures .....</b>	<b>33</b>
2.3.1 CSL_ChipContext .....	33
2.3.2 CSL_ChipBaseAddress .....	33
2.3.3 CSL_ChipRegs .....	33
<b>2.4 Enumerations .....</b>	<b>35</b>
2.4.1 CSL_ChipReg .....	35
<b>Chapter 3 DMAX Module .....</b>	<b>36</b>
<b>3.1 Overview .....</b>	<b>37</b>
<b>3.2 Functions .....</b>	<b>38</b>
3.2.1 CSL_dmaxInit .....	38
3.2.2 CSL_dmaxOpen .....	38
3.2.3 CSL_dmaxClose .....	40
3.2.4 CSL_dmaxHwSetup .....	40
3.2.5 CSL_dmaxGetHwSetup .....	41
3.2.6 CSL_dmaxHwControl .....	42
3.2.7 CSL_dmaxHwSetupRaw .....	43
3.2.8 CSL_dmaxGetHwStatus .....	44
3.2.9 CSL_dmaxGetBaseAddress .....	45
3.2.10 CSL_dmaxSetupFifoDesc .....	46
3.2.11 CSL_dmaxStartAsyncTransferMulti .....	47
3.2.12 CSL_dmaxGetHwSetupFifoXFRParamEntry .....	47
3.2.13 CSL_dmaxGetHwSetupGenXFRParamEntry .....	48
3.2.14 CSL_dmaxGetHwSetup1dXFRParamEntry .....	49
3.2.15 CSL_dmaxGetHwSetupSpiXFRParamEntry .....	50
3.2.16 CSL_dmaxSetupGeneralXFRParameterEntry .....	51
3.2.17 CSL_dmaxSetupFifoXFRParameterEntry .....	53

3.2.18	CSL_dmaxSetup1dXFRParameterEntry .....	54
3.2.19	CSL_dmaxSetupSpiXFRParameterEntry .....	55
3.2.20	CSL_dmaxGetNextFreeParamEntry .....	56
<b>3.3</b>	<b>Data Structures .....</b>	<b>57</b>
3.3.1	CSL_DmaxObj .....	57
3.3.2	CSL_DmaxConfig .....	57
3.3.3	CSL_DmaxContext .....	58
3.3.4	CSL_DmaxHwSetup .....	58
3.3.5	CSL_DmaxParam .....	58
3.3.6	CSL_DmaxBaseAddress .....	58
3.3.7	CSL_DmaxAlloc .....	59
3.3.8	CSL_DmaxResourceAlloc .....	59
3.3.9	CSL_DmaxActiveSet .....	59
3.3.10	CSL_DmaxFifoParam .....	60
3.3.11	CSL_DmaxFifoDesc .....	60
3.3.12	CSL_DmaxFifoDescriptorSetup .....	61
3.3.13	CSL_DmaxFifoDescriptor .....	62
3.3.14	CSL_DmaxGPXFRParameterSetup .....	62
3.3.15	CSL_DmaxFifoParameterSetup .....	63
3.3.16	CSL_Dmax1dParameterSetup .....	64
3.3.17	CSL_DmaxSpiParameterSetup .....	64
3.3.18	CSL_DmaxGPTtransferEventSetup .....	65
3.3.19	CSL_DmaxFifoTransferEventSetup .....	66
3.3.20	CSL_Dmax1dBurstTransferEventSetup .....	66
3.3.21	CSL_DmaxSpiSlaveTransferEventSetup .....	67
3.3.22	CSL_DmaxCpuintEventSetup .....	67
3.3.23	CSL_DmaxParameterEntry .....	68
3.3.24	CSL_DmaxEtype .....	68
<b>3.4</b>	<b>Enumerations .....</b>	<b>69</b>
3.4.1	CSL_DmaxHwStatusQuery .....	69
3.4.2	CSL_DmaxHwControlCmd .....	70
<b>3.5</b>	<b>Macros .....</b>	<b>72</b>
<b>3.6</b>	<b>Typedef .....</b>	<b>75</b>
<b>Chapter 4</b>	<b>EMIF Module .....</b>	<b>76</b>
<b>4.1</b>	<b>Overview .....</b>	<b>77</b>
<b>4.2</b>	<b>Functions .....</b>	<b>78</b>
4.2.1	3.2.1 CSL_emifInit .....	78
4.2.2	CSL_emifOpen .....	78
4.2.3	CSL_emifClose .....	79
4.2.4	CSL_emifGetHwSetup .....	80
4.2.5	CSL_emifHwControl .....	81
4.2.6	CSL_emifGetHwStatus .....	82
4.2.7	CSL_emifGetBaseAddress .....	83
4.2.8	CSL_emifHwSetup .....	84
<b>4.3</b>	<b>Data Structures .....</b>	<b>86</b>
4.3.1	CSL_EmifObj .....	86
4.3.2	CSL_EmifContext .....	86
4.3.3	CSL_EmifHwSetup .....	86
4.3.4	CSL_EmifParam .....	87
4.3.5	CSL_EmifBaseAddress .....	87
4.3.6	CSL_EmifIntrConfig .....	87
4.3.7	CSL_EmifAsyncConfig .....	88
4.3.8	CSL_EmifSdramTimingConfig .....	88
4.3.9	CSL_EmifNandSetup .....	89
<b>4.4</b>	<b>Enumerations .....</b>	<b>90</b>

4.4.1	CSL_EmifSdramSelfRefresh .....	90
4.4.2	CSL_EmifSdramCasLatency .....	90
4.4.3	CSL_EmifSdramInternalBankSetUp.....	90
4.4.4	CSL_EmifHwControlCmd .....	90
4.4.5	CSL_EmifHwStatusQuery .....	91
4.4.6	CSL_EmifSdramPageSize.....	91
4.4.7	CSL_EmifNarrowMode .....	91
4.4.8	CSL_EmifWaitPolarity.....	91
4.4.9	CSL_EmifNANDStatus .....	91
4.4.10	CSL_EmifNANDECCStatus.....	92
<b>4.5</b>	<b>Macros.....</b>	<b>93</b>
<b>Chapter 5 I2C Module.....</b>		<b>94</b>
<b>5.1</b>	<b>Overview .....</b>	<b>95</b>
<b>5.2</b>	<b>Functions .....</b>	<b>96</b>
5.2.1	CSL_i2cInit.....	96
5.2.2	CSL_i2cOpen.....	96
5.2.3	CSL_i2cClose .....	97
5.2.4	CSL_i2cHwSetup.....	98
5.2.5	CSL_i2cGetHwSetup.....	99
5.2.6	CSL_i2cHwControl.....	100
5.2.7	CSL_i2cRead.....	101
5.2.8	CSL_i2cWrite .....	102
5.2.9	CSL_i2cHwSetupRaw.....	103
5.2.10	CSL_i2cGetHwStatus .....	104
5.2.11	CSL_i2cGetBaseAddress .....	104
<b>5.3</b>	<b>Data Structures .....</b>	<b>106</b>
5.3.1	CSL_I2cObj.....	106
5.3.2	CSL_I2cParam.....	106
5.3.3	CSL_I2cContext.....	106
5.3.4	CSL_I2cConfig.....	106
5.3.5	CSL_I2cClkSetup.....	107
5.3.6	CSL_I2cHwSetup.....	108
5.3.7	CSL_I2cBaseAddress.....	109
<b>5.4</b>	<b>Enumerations .....</b>	<b>110</b>
5.4.1	CSL_I2cHwControlCmd.....	110
5.4.2	CSL_I2cHwStatusQuery.....	111
<b>5.5</b>	<b>Macros.....</b>	<b>113</b>
<b>Chapter 6 ICACHE Module.....</b>		<b>116</b>
<b>6.1</b>	<b>Overview .....</b>	<b>117</b>
<b>6.2</b>	<b>Functions .....</b>	<b>118</b>
6.2.1	CSL_icacheInit.....	118
6.2.2	CSL_icacheOpen.....	118
6.2.3	CSL_icacheClose .....	119
6.2.4	CSL_icacheHwSetupRaw.....	120
6.2.5	CSL_icacheHwSetup.....	121
6.2.6	CSL_icacheHwControl.....	122
6.2.7	CSL_icacheGetHwStatus .....	123
6.2.8	CSL_icacheGetHwSetup .....	124
6.2.9	CSL_icacheGetBaseAddress .....	124
<b>6.3</b>	<b>Data Structures .....</b>	<b>126</b>
6.3.1	CSL_IcacheObj.....	126
6.3.2	CSL_IcacheParam.....	126
6.3.3	CSL_IcacheContext.....	126
6.3.4	CSL_IcacheConfig.....	126
6.3.5	CSL_IcacheHwSetup.....	127

6.3.6	CSL_IcacheBaseAddress .....	127
<b>6.4</b>	<b>Enumerations .....</b>	<b>128</b>
6.4.1	CSL_IcacheMode .....	128
6.4.2	CSL_IcachePrio .....	128
6.4.3	CSL_IcacheWait .....	128
6.4.4	CSL_IcacheHwStatusQuery .....	128
6.4.5	CSL_IcacheHwControlCmd .....	129
<b>6.5</b>	<b>Macros .....</b>	<b>131</b>
<b>Chapter 7 INTC Module .....</b>		<b>132</b>
<b>7.1</b>	<b>Overview .....</b>	<b>133</b>
<b>7.2</b>	<b>Functions .....</b>	<b>134</b>
7.2.1	CSL_intcInit .....	134
7.2.2	CSL_intcOpen .....	134
7.2.3	CSL_intcClose .....	135
7.2.4	CSL_intcHwSetup .....	136
7.2.5	CSL_intcHwControl .....	137
7.2.6	CSL_intcGetHwStatus .....	138
7.2.7	CSL_intcEventEnable .....	139
7.2.8	CSL_intcEventDisable .....	140
7.2.9	CSL_intcEventRestore .....	140
7.2.10	CSL_intcGlobalEnable .....	141
7.2.11	CSL_intcGlobalDisable .....	142
7.2.12	CSL_intcGlobalRestore .....	142
7.2.13	CSL_intcDispatcherInit .....	143
7.2.14	CSL_intcPlugEventHandler .....	143
7.2.15	CSL_intcHooklsr .....	144
7.2.16	CSL_intcSetVectorPtr .....	145
<b>7.3</b>	<b>Data Structures .....</b>	<b>147</b>
7.3.1	CSL_IntcObj .....	147
7.3.2	CSL_IntcContext .....	147
7.3.3	CSL_IntcHwSetup .....	147
7.3.4	CSL_IntcEventHandlerRecord .....	147
7.3.5	CSL_IntcDispatcherContext .....	148
<b>7.4</b>	<b>Enumerations .....</b>	<b>149</b>
7.4.1	CSL_IntcEvent .....	149
7.4.2	CSL_IntcGlobal .....	149
7.4.3	CSL_EventStatus .....	149
7.4.4	CSL_IntcHwControlCmd .....	149
7.4.5	CSL_IntcHwStatusQuery .....	150
<b>7.5</b>	<b>Macros .....</b>	<b>151</b>
<b>Chapter 8 McASP Module .....</b>		<b>152</b>
<b>8.1</b>	<b>Overview .....</b>	<b>153</b>
<b>8.2</b>	<b>Functions .....</b>	<b>154</b>
8.2.1	CSL_mcasplnit .....	154
8.2.2	CSL_mcasplOpen .....	154
8.2.3	CSL_mcasplClose .....	155
8.2.4	CSL_mcasplHwSetup .....	156
8.2.5	CSL_mcasplHwSetupRaw .....	158
8.2.6	CSL_mcasplGetHwSetup .....	159
8.2.7	CSL_mcasplHwControl .....	160
8.2.8	CSL_mcasplGetHwStatus .....	161
8.2.9	CSL_mcasplRead .....	162
8.2.10	CSL_mcasplWrite .....	163
8.2.11	CSL_mcasplRegReset .....	164
8.2.12	CSL_mcasplResetCtrl .....	164

8.2.13	CSL_mcasGetChipCtxt.....	165
<b>8.3</b>	<b>Data Structures .....</b>	<b>167</b>
8.3.1	CSL_McaspObj.....	167
8.3.2	CSL_McaspConfig.....	167
8.3.3	CSL_McaspParam.....	170
8.3.4	CSL_McaspContext.....	170
8.3.5	CSL_McaspHwSetup.....	170
8.3.6	CSL_McaspHwSetupGbl.....	171
8.3.7	CSL_McaspHwSetupDataClk.....	171
8.3.8	CSL_McaspHwSetupData.....	171
8.3.9	CSL_McaspChStatusRam.....	172
8.3.10	CSL_McaspUserDataRam.....	172
8.3.11	CSL_McaspSerQuery.....	172
8.3.12	CSL_McaspSerMmode.....	173
8.3.13	CSL_McaspChipContext.....	173
<b>8.4</b>	<b>Enumerations .....</b>	<b>174</b>
8.4.1	CSL_McaspDITRegIndex.....	174
8.4.2	CSL_McaspSerializerNum.....	174
8.4.3	CSL_McaspSerMode.....	174
8.4.4	CSL_McaspHwControlCmd.....	175
8.4.5	CSL_McaspHwStatusQuery.....	177
<b>8.5</b>	<b>Macros.....</b>	<b>180</b>
<b>Chapter 9 PLLC Module .....</b>		<b>182</b>
<b>9.1</b>	<b>Overview .....</b>	<b>183</b>
<b>9.2</b>	<b>Functions .....</b>	<b>184</b>
9.2.1	CSL_pllCntrl.....	184
9.2.2	CSL_pllCntrlOpen.....	184
9.2.3	CSL_pllCntrlClose.....	185
9.2.4	CSL_pllCntrlHwSetup.....	186
9.2.5	CSL_pllCntrlHwControl.....	187
9.2.6	CSL_pllCntrlGetHwStatus.....	188
9.2.7	CSL_pllCntrlHwSetupRaw.....	189
9.2.8	CSL_pllCntrlGetHwSetup.....	190
9.2.9	CSL_pllCntrlGetBaseAddress.....	191
<b>9.3</b>	<b>Data Structures .....</b>	<b>193</b>
9.3.1	CSL_PllcObj.....	193
9.3.2	CSL_PllcContext.....	193
9.3.3	CSL_PllcParam.....	193
9.3.4	CSL_PllcHwSetup.....	193
9.3.5	CSL_PllcConfig.....	194
9.3.6	CSL_PllcDivEnable.....	195
9.3.7	CSL_PllcDivCntrl.....	195
9.3.8	CSL_PllcSysClkStatus.....	195
9.3.9	CSL_PllcBaseAddress.....	195
<b>9.4</b>	<b>Enumerations .....</b>	<b>196</b>
9.4.1	CSL_PllcMode.....	196
9.4.2	CSL_PllcResetState.....	196
9.4.3	CSL_PllcState.....	196
9.4.4	CSL_PllcOscStableState.....	196
9.4.5	CSL_PllcGoStatus.....	196
9.4.6	CSL_PllcClkState.....	197
9.4.7	CSL_PllcClockStatus.....	197
9.4.8	CSL_PllcDivNum.....	197
9.4.9	CSL_PllcSysClk.....	197
9.4.10	CSL_PllcDivState.....	198

9.4.11	CSL_PllcHwControlCmd.....	198
9.4.12	CSL_PllcHwStatusQuery.....	198
<b>9.5</b>	<b>Macros.....</b>	<b>200</b>
<b>Chapter 10 RTI Module.....</b>		<b>201</b>
<b>10.1</b>	<b>Overview.....</b>	<b>202</b>
<b>10.2</b>	<b>Functions .....</b>	<b>203</b>
10.2.1	CSL_rtiInit .....	203
10.2.2	CSL_rtiOpen .....	203
10.2.3	CSL_rtiClose.....	204
10.2.4	CSL_rtiHwSetup .....	205
10.2.5	CSL_rtiHwSetupRaw .....	207
10.2.6	CSL_rtiGetHwSetup.....	207
10.2.7	CSL_rtiHwControl .....	208
10.2.8	CSL_rtiGetHwStatus.....	209
10.2.9	CSL_rtiGetBaseAddress.....	210
<b>10.3</b>	<b>Data Structures.....</b>	<b>212</b>
10.3.1	CSL_RtiObj.....	212
10.3.2	CSL_RtiConfig .....	212
10.3.3	CSL_RtiParam .....	213
10.3.4	CSL_RtiContext .....	213
10.3.5	CSL_RtiHwSetup.....	214
10.3.6	CSL_RtiBaseAddress .....	216
10.3.7	CSL_RtiCompUpCounter .....	216
10.3.8	CSL_RtiCounters .....	216
10.3.9	CSL_RtiCompareVal.....	216
10.3.10	CSL_RtiUpdateCompVal .....	217
10.3.11	CSL_RtiDmaReq.....	217
10.3.12	CSL_RtiIntrConfig .....	217
<b>10.4</b>	<b>Enumerations.....</b>	<b>219</b>
10.4.1	CSL_RtiContOnSuspend.....	219
10.4.2	CSL_RtiExtnControl.....	219
10.4.3	CSL_RtiCompareCntl .....	219
10.4.4	CSL_RtiHwControlCmd .....	219
10.4.5	CSL_RtiHwStatusQuery .....	220
<b>10.5</b>	<b>Macros .....</b>	<b>223</b>
<b>Chapter 11 SPI Module.....</b>		<b>226</b>
<b>11.1</b>	<b>Overview.....</b>	<b>227</b>
<b>11.2</b>	<b>Functions .....</b>	<b>228</b>
11.2.1	CSL_spilnit.....	228
11.2.2	CSL_spiOpen.....	228
11.2.3	CSL_spiClose .....	230
11.2.4	CSL_spiHwSetup.....	230
11.2.5	CSL_spiGetHwSetup.....	231
11.2.6	CSL_spiHwControl.....	232
11.2.7	CSL_spiHwSetupRaw.....	233
11.2.8	CSL_spiGetHwStatus .....	234
11.2.9	CSL_spiGetBaseAddress .....	235
<b>11.3</b>	<b>Data Structures.....</b>	<b>237</b>
11.3.1	CSL_SpiObj .....	237
11.3.2	CSL_SpiParam .....	237
11.3.3	CSL_SpiContext .....	237
11.3.4	CSL_SpiConfig .....	237
11.3.5	CSL_SpiHwSetup .....	238
11.3.6	CSL_SpiBaseAddress .....	239
11.3.7	CSL_SpiHwSetupPins .....	239

11.3.8	CSL_SpiHwSetupFmtCtrl .....	239
11.3.9	CSL_SpiHwSetupCpt.....	240
11.3.10	CSL_SpiHwSetupPriFmt.....	240
11.3.11	CSL_SpiHwSetupPri .....	241
11.3.12	CSL_SpiHwSetupGen.....	241
11.3.13	CSL_SpiIntVec.....	241
11.3.14	CSL_SpiBufStat .....	242
11.3.15	CSL_SpiCptData .....	242
<b>11.4</b>	<b>Enumerations.....</b>	<b>243</b>
11.4.1	CSL_SpiHwControlCmd .....	243
11.4.2	CSL_SpiHwStatusQuery .....	244
11.4.3	CSL_SpiInt.....	244
11.4.4	CSL_SpiBufStatus .....	245
11.4.5	CSL_SpiCsHold .....	245
11.4.6	CSL_SpiWDelayEn.....	245
11.4.7	CSL_SpiFmtSel .....	245
11.4.8	CSL_SpiWaitEn .....	246
11.4.9	CSL_SpiParity.....	246
11.4.10	CSL_SpiClkPolarity .....	246
11.4.11	CSL_SpiClkPhase.....	246
11.4.12	CSL_SpiShDir .....	246
11.4.13	CSL_SpiOpMod .....	247
11.4.14	CSL_SpiEnaHiZ .....	247
11.4.15	CSL_SpiGpioType.....	247
11.4.16	CSL_SpiPinType .....	247
11.4.17	CSL_SpiCptDma .....	247
11.4.18	CSL_SpiXferEn .....	248
<b>11.5</b>	<b>Macros .....</b>	<b>249</b>
<b>Chapter 12 UHPI Module.....</b>		<b>251</b>
<b>12.1</b>	<b>Overview.....</b>	<b>252</b>
<b>12.2</b>	<b>Functions .....</b>	<b>253</b>
12.2.1	CSL_uhpiInit .....	253
12.2.2	CSL_uhpiOpen .....	253
12.2.3	CSL_uhpiClose .....	254
12.2.4	CSL_uhpiHwSetup.....	255
12.2.5	CSL_uhpiHwControl .....	256
12.2.6	CSL_uhpiGetHwStatus .....	257
12.2.7	CSL_uhpiHwSetupRaw .....	258
12.2.8	CSL_uhpiGetHwSetup.....	259
12.2.9	CSL_uhpiGetBaseAddress.....	260
<b>12.3</b>	<b>Data Structures.....</b>	<b>262</b>
12.3.1	CSL_UhpiObj .....	262
12.3.2	CSL_UhpiConfig .....	262
12.3.3	CSL_UhpiContext .....	263
12.3.4	CSL_UhpiParam .....	263
12.3.5	CSL_UhpiHwSetup .....	263
12.3.6	CSL_UhpiBaseAddress .....	264
12.3.7	CSL_UhpiAddrCfg .....	264
12.3.8	CSL_UhpiGpioData .....	264
12.3.9	CSL_UhpiGpioDir .....	264
12.3.10	CSL_UhpiGpIntCtrl.....	265
<b>12.4</b>	<b>Enumerations.....</b>	<b>266</b>
12.4.1	CSL_UhpiHwStatusQuery .....	266
12.4.2	CSL_UhpiHwControlCmd .....	267
12.4.3	CSL_UhpiCtrl .....	267

---

12.4.4	CSL_UhpiGpioDat2 .....	268
12.4.5	CSL_UhpiGpioDir2 .....	268
12.4.6	CSL_UhpiGpioEnable.....	269
12.4.7	CSL_UhpiGpIntInvEnable.....	269
12.4.8	CSL_UhpiGpIntEnable.....	269
<b>12.5</b>	<b>Macros .....</b>	<b>270</b>

---

**LIST OF TABLE**

Table 1: Chip Level Modules .....	16
Table 2: General format for Functional layer APIs .....	16
Table 3: CSL basic Data types .....	17
Table 4: CSL naming conventions.....	17
Table 5: Symbolic constants naming conventions .....	18
Table 6: Common error codes.....	19
Table 7: Register layer naming conventions .....	20
Table 8: Symbolic names used in Register layer .....	22
Table 9: Standard Symbols used with register bit fields.....	22
Table 10: Register Bit Field Manipulation Macro services .....	23

**LIST OF FIGURES**

Figure 1: Register Layer overlay structure .....	21
Figure 2: INTC Controller block diagram.....	25

---

# Chapter 1 Introduction

---

---

---

## Topics

<a href="#">1.1 Introduction</a>
<a href="#">1.2 Overview</a>
<a href="#">1.3 CSL Interface</a>
<a href="#">1.4 Functional Layer</a>
<a href="#">1.5 Register Layer</a>
<a href="#">1.6 C++ Compatibility</a>
<a href="#">1.7 INTC Software Architecture</a>

---

## 1.1 Introduction

The Chip Support Layer constitutes a set of well-defined API that abstracts low-level details of the underlying SoC device so that user can configure, control (start/stop etc.) and have read/write access to peripherals without having to worry about register bit-field details.

The CSL services are implemented as distinct modules that correspond with the underlying SoC device modules themselves. By design, CSL APIs follow a consistent style, uniformly across Processor Instruction Set Architecture and are independent of OS. This helps in improving portability of code written using CSL.

## 1.2 Overview

CSL is realized as twin-layer – a basic register-layer and a more abstracted functional-layer. The lower register layer comprises of a very basic set of macros and type definitions. The upper functional layer comprises of “C” functions that provide an increased degree of abstraction, but intended to provide “directed” control of underlying hardware.

It is important to note that CSL does not manage data-movement over underlying h/w devices. Such functionality is considered a prerogative of a device-driver and serious effort is made to not blur the boundary between device-driver and CSL services in this regard.

CSL does not model the device state machine. However, should there exist a mandatory (hardware dictated) sequence (possibly atomically executed) of register reads/writes to setup the device in chosen “operating modes” as per the device datasheet, then CSL does indeed support services for such operations.

The CSL services are decomposed into modules, each following the twin-layer of abstraction described above. The APIs of each such module are completely orthogonal (one module’s API does not internally call API of another module) and do not allocate memory dynamically from within. This is key to keeping CSL scalable to fit the specific usage scenarios and ease the effort to ROM a CSL based application.

## 1.3 CSL Interface

CSL is organized into modules by peripheral. Each module contains a twin-layer user interface, the register layer and the functional layer.

The register layer header file for a peripheral <module> is provided in a header file called `cslr_<module>.h` The functional layer header file for a given peripheral <module> is provided in a header file called `csl_<module>.h`

In addition to modules for individual peripherals, CSL provides some chip-level modules that perform system and device-level services. These modules are described in the table below.

**Table 1: Chip Level Modules**

<b>Module</b>	<b>Description</b>
CSL	Includes basic system management and utility functions for register configuration.
CHIP	Contains the generic device-specific information that is not specific to a peripheral or module. It includes the chip register IDs, field definitions, register read and write functions,
VERSION	Provides for version management, such as chip ID and version ID.
INTC	The interrupt module provides interrupt management services and a dispatcher. This module is delivered as a separate library.

These modules follow the same naming convention for header files.

## 1.4 Functional Layer

The CSL Functional Layer is provided as the recommended application programmer's interface to the peripheral. To take advantage of hardware abstraction and maintain maximum forward compatibility in the future, users are encouraged to make use of the Functional Layer APIs in their application and driver code.

CSL 3.x supports a core set of Functional Layer APIs across all modules.

**Table 2 General format for Functional layer APIs**

<b>API</b>	<b>Description</b>
CSL_<mod>Init()	Peripheral initialization function. Optional; does not affect hardware.
CSL_<mod>Open()	Returns a handle to the peripheral instance
CSL_<mod>Close()	Releases handle to peripheral instance
CSL_<mod>HwSetup()	Configures all peripheral registers with values passed in CSL_<mod>HwSetup structure
CSL_<mod>GetHwStatus()	Queries the current peripheral configuration with CSL_<mod>GetHwSetup structure.
CSL_<mod>HwControl()	Performs modification of one or more parameters according to passed command parameter.
CSL_<mod>HwSetupRaw()	Initializes the device registers with the register-values passed in the Config Data structure.
CSL_<mod>Read()	Data read (I/O peripherals)
CSL_<mod>Write()	Data write (I/O peripherals)

In addition, there may be unique APIs implemented for a peripheral to perform specific operations, as needed. For example "CSL\_dmaxGetNextFreeParamEntry" API of DMAX module searches for the next free parameter entry in resource table.

Interface functions exported by this layer are "run to completion", meaning, they shall not support asynchronous behavior or deferred completion. If the peripheral hardware has ability to initiate a transaction and assert its completion at a later point in time via designated CPU interrupt, the

same should be accommodated by higher level software (typically device drivers). In general, CSL APIs do not perform resource management or memory allocation; this is managed by the application code or device drivers.

### 1.4.1 CSL Basic Data Types

The following basic data types are defined in CSL

**Table 3: CSL basic Data types**

Type	Defined as.
Bool	Unsigned short
Int	int
Char	char
String	char *
Ptr	void *
UInt32	unsigned int
UInt16	unsigned short
UInt8	unsigned char
Int32	int
Int16	short
Int8	char
CSL_BitMask16	UInt16
CSL_BitMask32	UInt32
CSL_Reg16	volatile UInt16
CSL_Reg32	volatile UInt32
CSL_Status	Int16

### 1.4.2 Functional Layer Naming Conventions

The CSL reserved names fall into two categories, those that are **declared** (ex: Functions, variables and so on) and those that are **symbolic constants** and **macros** that are implemented via enum or #defines. The declarative names should strictly be avoided from redefining by user. The #defines however, are open for redefinition via the standard C supported #undef construct. Regardless, user is encouraged not to redefine/conflict with CSL Namespace, as side effects are hard to predict.

The following table illustrates the CSL naming conventions:

**Table 4: CSL naming conventions**

Format	Namespace	Type
CSL_<MODULE>_<STRING>	Symbolic constant specified as either a #define or an enum. The entire name must be in upper case the <MODULE> denotes peripheral module name and the <STRING> denotes any name, representative of the item being specified or defined. The <STRING> part	CSL_INTC_EVENTID_CNT Here INTC is <MODULE>

	can have one or more underscores embedded for improved readability.	
<b>CSL_&lt;PeriTitleCaseName&gt;</b>	Peripheral module data type. The CSL_ prefix will be in upper case. The module name string is capitalized and follows title case convention without any underscores. Upper case is used to denote start of a new word or phrase.	<b>CSL_TimerObj</b> <b>CSL_IntcEventId</b> <b>CSL_I2cHwSetup</b> <b>CSL_UartHandle</b>
<b>_CSL_&lt;PeriTitleCaseName&gt;</b>	Peripheral module's private data type. The leading underscore denotes that this is not a part of published API. The naming style is similar to the peripheral module's data type.	<b>_CSL_Intc2DDispatchTable</b>
<b>CSL_&lt;periArbitraryName&gt;</b>	Peripheral module's published API function. Naming style is similar to that of module data type discussed above with the exception that first character following the CSL_ prefix is in lower case. The same style is also applicable to global data variable. The context of occurrence is key to telling one from the other. Example, CSL_sysDataObj is a global data variable, not a function.	<b>CSL_uartHwControl(...)</b>
<b>_CSL_&lt;periArbitraryName&gt;</b>	Peripheral module's private function. The leading underscore denotes that this is not a part of published API. The naming style is similar to the peripheral module's private data type. The same style is also applicable to private data variable. The context of occurrence is key to telling one from the other.	<b>_CSL_timerGetAttrs(...)</b>

### 1.4.3 Symbolic Constants

This section documents the symbolic (#define) constants that constitute part of published CSL APIs. The table only lists the common symbols that are applicable to all peripheral modules. However, there exists a whole host of symbolic constants that are very specific to each particular module and are **not** listed here.

**Table 5: Symbolic constants naming conventions**

Name	Description
<b>CSL_&lt;MODULE&gt;_&lt;n&gt;_REGS</b>	Base address of hardware registers for instance <n> of said peripheral module. This is used only for modules that do not support multiple channels or resources. Ex: CSL_TIMER_1_REGS for Timer
<b>CSL_&lt;MODULE&gt;_CHA&lt;m&gt;_REGS</b>	Base address of hardware registers for channel <m> of peripheral, for modules that do support multiple channels or resources.

### 1.4.4 Error Codes

The CSL3.x will extend minimal support for error handling. Essentially, CSL will only report success or failure of APIs via their return types and/or separate status parameter passed to the call itself.

The error codes are 16bit signed binary numbers that allows us to represent 32 K unique errors. The entire space is divided into 1024 groups, each of size 32. The first group is reserved for CSL generic system errors, the second through last are distributed amongst individual CSL modules. A positive number is regarded as OK status and/or successful operation of a CSL API. All error states are represented as negative integers only.

The following table documents the base set of CSL error codes, **not** specific to any given peripheral.

**Table 6: Common error codes**

Error Code	Number	Description
<b>CSL_SOK</b>	+1	Success
<b>CSL_ESYS_FAIL</b>	-1	Generic failure
<b>CSL_ESYS_INUSE</b>	-2	Peripheral resource is already in use
<b>CSL_ESYS_XIO</b>	-3	Encountered a shared I/O (XIO) pin conflict
<b>CSL_ESYS_OVFL</b>	-4	Encountered CSL system resource overflow
<b>CSL_ESYS_BADHANDLE</b>	-5	Handle passed to CSL was invalid
<b>CSL_ESYS_INVPARAMS</b>	-6	Invalid parameters.
<b>CSL_ESYS_INVCMD</b>	-7	Command passed to the CSL was invalid.
<b>CSL_ESYS_INVQUERY</b>	-8	Query passed to the CSL was invalid.
<b>CSL_ESYS_NOTSUPPORTED</b>	-9	Action not supported by CSL.
<b>CSL_ESYS_ALREADY_INITIALIZED</b>	-10	Module already initialized

## 1.5 Register Layer

### 1.5.1 Register Layer Naming Conventions

All names are alphanumeric except for use of underscores as delimiters.

**Table 7: Register layer naming conventions**

<b>Convention</b>	<b>Description</b>
CSL Module Identifiers	CSL_<MOD>_ID, where <MOD> is name of the CSL module for a specific peripheral Ex: CSL_TIMER_ID, CSL_MCBSP_ID
Peripheral Instance Identifiers	CSL_<MOD>_<NUM>, where <NUM> is Instance number as per Device Data Sheet or Peripheral Reference Guide Ex: CSL_TIMER_1, CSL_MCBSP_1, CSL_I2C_1 For CSL modules, which have single instance, the convention followed is CSL_<MOD> Ex: CSL_DMA, CSL_SSW
Peripheral Instance Count Identifiers	CSL_<MOD>_CNT, where <MOD> is peripheral module whose number of instances is defined Ex: CSL_EMIFS_CNT, CSL_CAN_CNT
Peripheral Register Identifiers	<MOD>_<REG>, where <REG> is register name. Names used with specific peripheral instance overlays. Ex: TIMER_CNTL, CPMAC_TX_CONTROL, CPMAC_RX_CONTROL
Peripheral Register Continuous Bit-field Identifiers	<MOD>_<REG>_<FIELD>, where <FIELD> is bit-field name. Names are instance-dependent. Ex: TIMER_CNTL_CLKEN, CPMAC_TX_CONTROL_EN
Peripheral Register Bit-field Symbols	<MOD>_<REG>_<FIELD>_<SYM>, where <SYM> is bit-field setting symbolic token Names are instance-dependent. Ex: CPMAC_TX_CONTROL_EN_RESETVAL, TIMER_CNTL_CLKEN_SHIFT

## 1.5.2 Register Overlay Structure

SoC peripherals are typically programmed by reading/writing to one or more registers in the peripheral's IO address space. In order to allow for clean and intuitive access to all the registers belonging to a given peripheral instance, CSL implements a technique called Register Overlay Structure. A C data structure template is defined with structure members corresponding to each of the registers of the peripheral device in the order in which they occur. The member types are chosen to correspond to the widths of the register they represent. Appropriate padding is introduced to ensure alignment for proper addressing of these registers from "C". The structure members use names that correspond to those used in the peripheral datasheet, to ease programming. Since there exists a well-formed C structure, the registers can be viewed in IDE watch windows and presumably recognized by smart-editors that can do auto-completion while typing.

It should be noted that register overlays do not consume memory, as they are not instantiated. The purpose of these structures is mainly to typify the "C" pointers

### Example:

The figure below shows the layout of a TIMER peripheral device. Assuming there exist two instances of the device, one at address 0x01940000 and the other at address 0x01944000, the register overlay for such a device is specified as follows:

```
typedef struct {
    Uint32 CTL; /* Timer Control Register */
    Uint32 PRD; /* Timer Period Register */
    Uint32 CNT; /* Timer Counter Register */
} CSL_TimerRegs;
typedef volatile CSL_TimerReg *CSL_TimerRegsOvly
```

<b>CSL_TIMER_0_REGS</b> <b>(0x01940000)</b>	<b>CTL [+0x00]</b>
	<b>PRD [+0x04]</b>
	<b>CNT [+0x08]</b>
<b>CSL_TIMER_1_REGS</b> <b>(0x01944000)</b>	<b>CTL [+0x00]</b>
	<b>PRD [+0x04]</b>
	<b>CNT [+0x08]</b>

Figure 1: Register Layer overlay structure

## 1.5.3 Register Layer Symbolic Constants

The CSL register layer file for a given peripheral device (cslr\_<module>.h) will define certain standard symbols for each peripheral register/bit field. These symbolic constants are declared with the following convention:

Notational convention: CSL\_<MODULE>\_<REG>\_<FIELD>\_<SYMBOL>

The semantics of the various parts of the symbolic name is shown in table below:

**Table 8: Symbolic names used in Register layer**

Convention	Description
<MODULE>	The CSL Peripheral module Ex: <b>TIMER</b>
<REG>	The peripheral device register Ex: <b>CNT</b>
<FIELD>	Bit-field of interest Ex: <b>ST</b>
<SYMBOL>	Operational symbol for constant being defined Ex: <b>STOP, START</b>

Ex: **CSL\_TIMER\_CNT\_ST\_STOP**

The table below summarizes the standard symbols used with register bit fields:

**Table 9: Standard Symbols used with register bit fields**

#define Symbolic Constant	Semantics of the Value Assigned
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_SHIFT</b>	The number of left shift positions to reach the register bit-field of interest
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_MASK</b>	The binary *and* mask useful to extract register bit-field of interest
<b>CSL_&lt;MODULE&gt;_&lt;REG&gt;_RESETVAL</b>	The power-on reset value assumed by the register or bit-field of interest

**NOTE:** The above defines specified in **cslr\_<module>.h** have math bit ordering of MSB: LSB and are regardless of what Endian-flips occur as these are read over processor memory busses. Typically, the processor hardware wiring will be such that CPU always gets to read/write its memory mapped peripherals in "Native Endian" format i.e., ready for CPU interpretation. Should there be Endian mismatch between CPU and memory-mapped peripheral, then necessary corrections (Swaps) must be handled outside, before applying the **\_MASK, \_SHIFT** etc., symbols shown in this file.

## 1.5.4 Register Layer Macros

**Table 10: Register Bit Field Manipulation Macro services**

<b>Service</b>	<b>Description</b>
CSL_FMK(field, val)	Creates an AND mask of value (val) moved to specified field location.
CSL_FMKT (field, token)	Same as CSL_FMK, but allows predefined symbolic tokens to be used as value.
CSL_FMKR (msb, lsb, val)	Same as CSL_FMK, but allows raw bit positions (msb:lsb) to specify bit-field.
CSL_FEXT(reg, field)	Evaluates the arithmetic value of bits gathered from specified field.
CSL_FEXTR(reg, msb, lsb)	Same as CSL_FEXT, but allows raw bit positions (msb:lsb) to specify bit-field.
CSL_FINS(reg, field, val)	Inserts the specified value (val) at the specified field in the register.
CSL_FINST(reg, field, token)	Same as CSL_FINS, but allows predefined symbolic tokens to be used as value.
CSL_FINSR(reg, msb, lsb, val)	Same as CSL_FINS, but allows raw bit positions (msb:lsb) to specify bit-field.

## 1.6 C++ Compatibility

CSL Functional Layer APIs are, for the most part, implemented in C, with small parts implemented in native assembly to work around some difficulties of realizing the same in C. Regardless, the APIs are declared appropriately so as to allow C++ applications to call them.

Unlike C++ functions, the CSL APIs will not support specification of default values for formal arguments passed to them.

Also, in places where CSL API semantics require the user to specify function pointers, CSL3.x design does not allow the user to input a C++ function pointer. To work around above limitation, a wrapper function in C, encapsulating the C++ member function needs to be written by the user. This function can be designed to input the class instance as an argument (along with any other parameters that it requires), and invoke the appropriate class member function internally for achieving the desired objectives.

## 1.7 INTC Software Architecture

The INTC module in CSL3.x is designed to provide an abstraction for all the basic interrupt controller functions, such as enabling and disabling interrupts, specifying the user function to be called in response to interrupts, and setting desired hardware properties. These functions are not specific to any given peripheral. In other words, the INTC module abstracts the generic interrupt capabilities supported by the processor.

---

This section describes the CSL INTC functionality for C672x.

### **1.7.1 The Interrupt Controller**

The figure below shows a multi-level interrupt controller, within the dashed line boundary. The Level-0 controller is considered part of the CPU itself. This level implements the primary Interrupt Vector Table for the processor. The remaining controllers help expand these vectors to handle many more hardware events. These events, shown as arrows, might be externally triggered via device input pins and/or internally asserted by on-chip peripheral devices. The peripheral devices themselves, represented by cross-hatched boxes, might host an event controller (checkered box) that helps map the hardware events to outgoing lines that assert the CPU interrupts. Each of the interrupt controllers would have programmable control registers to enable/disable the hardware events from proceeding towards the CPU Interrupts. The controllers also allow the user to configure the interrupt capture circuitry to a specified polarity, edge sensitivity, priority, etc. The Level-0 interrupt controller is shown as having a “selector” capability that maps a given CPU interrupt vector to one-of-N input hardware events. This scheme, although available at Level-0 in today's TI processors, is technically possible to be also present at other levels. It is also possible for an interrupt controller at a given level to be comprised of more than one logical block. (See 2.0, 2.1 blocks in the figure.) All of the blocks that comprise the interrupt controllers Level-0 through level-N are part of the INTC module (bounded by dashed line) in CSL3.x. Only the top level INTC abstraction will be seen by the user. The internal INTC0 through INTCn are hidden from user. The wiring between individual INTC sub-blocks shall be done during INTC module initialization and dispatcher setup as detailed in ensuing sub-sections of this document. It is important to note that any “custom controllers” (refer to checkered box in figure) embedded in specific peripheral devices (ex: C64x EDMA Controller) are not considered part of INTC functionality.




Figure 2: INTC Controller block diagram

### 1.7.2 INTC Module Initialization

The INTC module maintains an array of bit masks that enable INTC to keep track of interrupts that are active or in-use by the application. Each bit position corresponds to a single hardware event that can be processed by the INTC. The total bit positions maintained corresponds to the maximum number of hardware events that the INTC can recognize and handle at any given time. At level-0, this corresponds to the CPU primary interrupt vectors; at other levels, it corresponds to the capacity of fan-in and priority resolution implemented in the controllers. The INTC module will assign unique IDs to each hardware event and has knowledge of the range of such IDs applicable at each level (ie., INTC0 thru' INTCn).

During the CSL initialization phase, the INTC module initialization function `CSL_intcInit()` is called. This will reset the global variable `CSL_IntcContext.eventAllocMask[]` to zeros. This implies that all the interrupts are available for use by the application. This array stands responsible for resolving any conflicts on the same interrupt resource. Only one interrupt service routine can be plugged in for each interrupt. Thus when the same interrupt line is shared between different events,

synchronization of the events has to be taken care in the application program and the event that caused the interrupt has to be identified in the ISR to get the proper function executed.

### 1.7.3 Interrupt Dispatcher Specifics

Following successful initialization of INTC module (via `CSL_intcInit()`), the user can choose to initialize the INTC built-in dispatcher by calling `CSL_intcDispatcherInit()`. The dispatcher record argument passed for `CSL_intcDispatcherInit()` is used as a record of which ISR is hooked to a particular CPU interrupt at a particular point in time. Once the dispatcher record is created and initialized, `CSL_plugEventHandler()` will internally perform recording the ISR in the dispatcher record and hooking up the appropriate primary ISRs in the interrupt vector table.

Typically, when an operating system (OS) is running, the primary interrupt vector table is under control of the OS Scheduler. The OS Scheduler will hook its own dispatcher function at this level-0. OS ports can choose to either do away completely with CSL dispatchers or implement their own for the desired levels. They can choose to first initialize the CSL interrupt dispatcher and then swap-in their own interrupt handlers at desired levels and/or vectoring slots. When an OS port used with CSL will use its own dispatcher, the `CSL_IntcContext.flags` must be equal to `CSL_INTC_CONTEXT_DISABLECOREVECTORWRITES`. The CSL dispatch code/data may either not be loaded at all, or be overlaid for optimizing on memory footprint. Typically, the event dispatch record constitutes the context information. This table will hold the address of the event handler function and pointer to arbitrary data object (`void*`) to be passed to event handler as a lone argument.

When INTC Dispatcher will not be used, the `CSL_intcHookIsr()` can be used to hook the right fetch packet in the Interrupt Vector Table, which in turn leads the CPU control to the right ISR on occurrence of the interrupt.

### 1.7.4 INTC API Call Sequence

The sequence of calls made by INTC user will be as follows –

```
// Initialize other required CSL3.x Peripherals
CSL_intcSetVectorPtr(DEST_ADDR); //If relocation of interrupt vector
                                   //required. DEST_ADDR is new location
CSL_intcInit();                    // INTC Module Initialize
CSL_intcDispatcherInit();          // Dispatcher Initialize (if reqd.)
CSL_intcGlobalDisable(..);        // Disable global interrupts.
handle = CSL_intcOpen(..);         // Ready an interrupt for use
CSL_intcHwSetup(handle..);        // Setup interrupt attributes
CSL_intcPlugEventHandler(..);     // Bind the interrupt with the
                                   // corresponding ISR.
CSL_intcHwControl(handle..);      // assorted control, ex: ISR hookup
CSL_intcEventEnable(..);          // Enables the event of interest.
CSL_intcGlobalEnable(..);        // Enable global interrupts.
:
CSL_intcClose(handle);            // End of interrupt use
//                               Terminate                               Program
```

---

## Chapter 2 CHIP Module

---

---

---

### Topics

<a href="#">2. 1 Overview</a>
-------------------------------

<a href="#">2. 2 Functions</a>
--------------------------------

<a href="#">2. 3 Data Structures</a>
--------------------------------------

<a href="#">2. 4 Enumerations</a>
-----------------------------------

---

## 2.1 Overview

This module deals with all System On Chip (SOC) configurations. It constitutes of Configuration Registers specific for the chip. Following are the Registers associated with the CHIP module:

- ❑ The two registers related to the L1P Cache
  - L1P Invalidate Start Address Register - This register stores the byte address of the start location of the block in cache which is to be invalidated
  - L1P Invalidate Control Register - This register stores the number of words in the block in cache which is to be invalidated starting from the address specified in L1PSAR
  
- ❑ Memory Control and Status Register - This register gives the memory error status along with a provision for setting the priority between CSP Slave Port and L1P for RAM access
  
- ❑ Program Counter Export Register - This register holds the value of the Program Counter available at the CPU boundary as the PCDP Bus
  
- ❑ CGFPIN0 Register - This register captures the value of the boot mode pins on the rising edge of the RESET (active low)
  
- ❑ CGFPIN1 Register - This register captures the value of the boot mode pins (those not included in CGFPIN0 Register) on the rising edge of the RESET (active low)
  
- ❑ CFGHPI Register - This register controls the HPI Enable and Mode
  
- ❑ CFGHPIAMSB Register - This register gives the Most Significant Byte of the HPI Address (Non-Multiplexed mode)
  
- ❑ CFGHPIAUMB Register - This register gives the Upper Middle Byte of the HPI Address (Non-Multiplexed mode)
  
- ❑ CFGRTI Register - This register selects the sources for the RTI CAPEVT [1:0] inputs
  
- ❑ CFGMCASP0 Register - This register selects which device pin drives McASP0 AMUTEIN
  
- ❑ CFGMCASP1 Register - This register selects which device pin drives McASP1 AMUTEIN
  
- ❑ CFGMCASP2 Register - This register selects which device pin drives McASP2 AMUTEIN
  
- ❑ CFGBRIDGE Register - This register contains the software reset bits for VBUSP bridge(s)
  
- ❑ IDREG Register - This register contains the JTAG id
  - DFT\_read\_write Register - This register is for DFT

- 
- ❑ Addressing Mode Register - This register specifies the addressing mode for the registers which can perform linear or circular addressing, also contain sizes for circular addressing
  - ❑ Control Status Register - This register contains the control and status bits. This register is used to control the mode of cache. This is also used to enable or disable all the interrupts except reset and non maskable interrupt.
  - ❑ Floating Point Adder Configuration Register - This register contains the fields that specify underflow or overflow, the rounding mode, NaNs, denormalized numbers, and inexact results for the instructions that use .L functional units
  - ❑ Floating Point Auxiliary Configuration Register - This register contains the fields that specify underflow or overflow, the rounding mode, NaNs, denormalized numbers, and inexact results for the instructions that use .S functional units
  - ❑ Floating Point Multiplier Configuration Register - This register contains the fields that specify underflow or overflow, the rounding mode, NaNs, denormalized numbers, and inexact results for the instructions that use .M functional units

## 2.2 Functions

This section lists the functions available in the CHIP module.

### 2.2.1 CSL\_chipInit

**CSL\_Status** CSL\_chipInit ( [CSL\\_ChipContext](#) \* *pContext* )

#### Description

This is the initialization function for the CHIP CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

<i>pContext</i>	Pointer to module-context. As CHIP doesn't have any context based information user is expected to pass NULL.
-----------------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

None

#### Post Condition

None.

#### Modifies

None

#### Example

```
CSL_Statu  status;
...
status = CSL_chipInit(NULL);
```

### 2.2.2 CSL\_chipWriteReg

**Uint32** CSL\_chipWriteReg ( [CSL\\_ChipReg](#) *regId*, **Uint32** *val* )

#### Description

This function may be used to write to the CHIP registers. The register that can be specified could be one of those enumerated in CSL\_ChipReg.

**Arguments**

regId	This is the register id specified for the register through the enum
val	Value to be written into the register

**Return Value**

- Uint32 - The value in the register before the new value being written

**Pre Condition**

CSL\_chipInIt () must be called.

**Post Condition**

The specified register will be modified.

**Modifies**

The specified register will be modified.

**Example:**

```

    Uint32 oldRegVal;
    ...
    oldRegVal = CSL_chipWriteReg( CSL_CHIP_REG_AMR, 56);

```

## 2.2.3 CSL\_chipReadReg

Uint32 CSL\_chipReadReg ( [CSL\\_ChipReg](#) *regId* )

**Description**

This function may be used to read the CHIP registers. The register that can be specified could be one of those enumerated in CSL\_ChipReg.

**Arguments**

regId	This is the register id specified for the register through the enum
-------	---

**Return Value**

- Uint32 - The value read from the register

**Pre Condition**

CSL\_chipInIt () must be called.

**Post Condition**

None

**Modifies**

---

None

**Example:**

```
Uint32 readValue;  
...  
readValue = CSL_chipReadReg(CSL_CHIP_REG_CSR);
```

## 2.3 Data Structures

This section lists the data structures available in the CHIP module.

### 2.3.1 CSL\_ChipContext

#### Detailed Description

CHIP Module Context.

#### Field Documentation

##### UInt32 CSL\_ChipContext::contextInfo

Context information of CHIP. This is only a placeholder for future implementation.

### 2.3.2 CSL\_ChipBaseAddress

#### Detailed Description

CHIP registers base address.

#### Field Documentation

##### CSL\_ChipRegsOvly CSL\_ChipBaseAddress::regs

Base-address of the memory mapped CHIP registers

### 2.3.3 CSL\_ChipRegs

#### Detailed Description

Register Overlay structure for memory mapped chip registers.

#### Field Documentation

##### volatile UInt32 CSL\_ChipRegs::CFGHPIAMSB

CFGHPIAMSB Register

##### volatile UInt32 CSL\_ChipRegs::CFGHPIAUMB

CFGHPIAUMB Register

##### volatile UInt32 CSL\_ChipRegs::CFGPIN0

CFGPIN0 Register

##### volatile UInt32 CSL\_ChipRegs::CFGPIN1

CFGPIN1 Register

##### volatile UInt32 CSL\_ChipRegs::CGFBRIDGE

CGFBRIDGE Register

##### volatile UInt32 CSL\_ChipRegs::CGFHPI

CGFHPI Register

##### volatile UInt32 CSL\_ChipRegs::CGFMCASP0

CGFMCASP0 Register

---

**volatile Uint32 CSL\_ChipRegs::CGFMCASP1**  
CGFMCASP1 Register

**volatile Uint32 CSL\_ChipRegs::CGFMCASP2**  
CGFMCASP2 Register

**volatile Uint32 CSL\_ChipRegs::CGFRTI**  
CGFRTI Register

**volatile Uint32 CSL\_ChipRegs::DFT\_READ\_WRITE**  
DFT\_READ\_WRITE Register

**volatile Uint32 CSL\_ChipRegs::IDREG**  
IDREG Register

**volatile Uint32 CSL\_ChipRegs::RSVD2[22]**  
Reserved memory mapped Registers

## 2.4 Enumerations

This section lists the enumerations available in the CHIP module.

### 2.4.1 CSL\_ChipReg

#### enum CSL\_ChipReg

Enumeration of the System registers.

This enumeration contains the list of registers that can be manipulated using the CSL\_chipReadReg(..) and CSL\_chipWriteReg(..) APIs.

#### Enumeration values:

<i>CSL_CHIP_REG_L1PISAR</i>	L1P Invalidate Start Address Register
<i>CSL_CHIP_REG_L1PICR</i>	L1P Invalidate Control Register
<i>CSL_CHIP_REG_MEMCSR</i>	Memory Control and Status Register
<i>CSL_CHIP_REG_PCER</i>	Program Counter Export Register
<i>CSL_CHIP_REG_CFGPIN0</i>	CFGPIN0 register
<i>CSL_CHIP_REG_CFGPIN1</i>	CFGPIN1 register
<i>CSL_CHIP_REG_CFGHPI</i>	CGFHPI register
<i>CSL_CHIP_REG_CFGHPIAMSB</i>	CFGHPIAMSB register
<i>CSL_CHIP_REG_CFGHPIAUMB</i>	CFGHPIAUMB register
<i>CSL_CHIP_REG_CFGRTI</i>	CGFRTI register
<i>CSL_CHIP_REG_CFGMCASP0</i>	CGFMCASP0 register
<i>CSL_CHIP_REG_CFGMCASP1</i>	CGFMCASP1 register
<i>CSL_CHIP_REG_CFGMCASP2</i>	CGFMCASP2 register
<i>CSL_CHIP_REG_CFGBRIDGE</i>	CGFBRIDGE register
<i>CSL_CHIP_REG_IDREG</i>	IDREG register
<i>CSL_CHIP_REG_DFT_READ_WRITE</i>	DFT_READ_WRITE
<i>CSL_CHIP_REG_AMR</i>	Addressing Mode Register
<i>CSL_CHIP_REG_CSR</i>	Control Status Register
<i>CSL_CHIP_REG_FADCR</i>	Floating Point Adder Configuration register
<i>CSL_CHIP_REG_FAUCR</i>	Floating Point Auxiliary Configuration register
<i>CSL_CHIP_REG_FMCR</i>	Floating Point Multiplier Configuration register

---

## Chapter 3 DMAX Module

---

---

---

---

### Topics

<a href="#">3.1 Overview</a>
------------------------------

<a href="#">3.2 Functions</a>
-------------------------------

<a href="#">3.3 Data Structures</a>
-------------------------------------

<a href="#">3.4 Enumerations</a>
----------------------------------

<a href="#">3.5 Macros</a>
----------------------------

<a href="#">3.6 Typedef</a>
-----------------------------

---

## 3.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within DMAX module.

The dMAX is a module designed to perform Data Movement Acceleration. The Data Movement Accelerator (dMAX) controller handles all user-programmed data transfers between the internal data memory controller and the device peripherals on the C672x DSP. The dMAX allows movement of data to/from any addressable memory space, including internal memory, peripherals, and external memory. The dMAX controller in the C672x DSP has a different architecture from the previous EDMA controller in the C621x/C671x devices.

The dMAX controller includes features, such as capability to perform three dimensional data transfers for advanced data sorting, capability to manage a section of the memory as a circular buffer/FIFO with delay tap based reading and writing data. The dMAX controller is capable of concurrently processing two transfer requests (provided that they are to/from different source/destinations).

The dMAX controller comprises:

- ❑ Event and interrupt processing registers.
- ❑ Event encoder.
- ❑ High priority event Parameter RAM (PaRAM).
- ❑ Low priority event Parameter RAM (PaRAM).
- ❑ Address generation hardware for High Priority Events – MAX0 (HiMAX)
- ❑ Address generation hardware for Low Priority Events – MAX1 (LoMAX).

## 3.2 Functions

This section lists the functions available in the DMAX module.

### 3.2.1 CSL\_dmaxInit

**CSL\_Status** CSL\_dmaxInit ( [CSL\\_DmaxContext](#) \* *pContext* )

#### Description

This is the initialization function for the DMAX CSL. This function needs to be called before any other DMAX CSL functions are called. This function does not modify any registers. It initializes the events and parameters of High and Low priorities with zero's. It returns status CSL\_SOK.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_syslnit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_dmaxInit(NULL);
...
```

### 3.2.2 CSL\_dmaxOpen

[CSL\\_DmaxHandle](#) CSL\_dmaxOpen ( [CSL\\_DmaxObj](#) \* *pDmaxObj*,  
**CSL\_InstNum** *dmaxNum*,  
[CSL\\_DmaxParam](#) \* *pDmaxParam*,  
**CSL\_Status** \* *pStatus*  
 )

#### Description

This function populates the peripheral data object for the instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of DMAX device. The device can be re-opened anytime after it has been normally closed if so required. The handle

returned by this call is input as an essential argument for rest of the APIs described for this module.

### Arguments

<code>pDmaxObj</code>	Pointer to the DMAX instance object
<code>dmaxNum</code>	Instance of the DMAX to be opened.
<code>pDmaxParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Return Value

`CSL_DmaxHandle`

- Valid Dmax instance handle will be returned if status value is equal to `CSL_SOK` else `CSL_DMAX_BADHANDLE`

### Pre Condition

`CSL_dmaxInit()` has to be called.

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Open call is successful
- `CSL_ESYS_INVPARAMS` - If invalid parameter passed
- `CSL_ESYS_FAIL` - If invalid instance number

2. DMAX object structure is populated

### Modifies

- The status variable
- DMAX object structure

### Example

```

CSL_Status      status;
CSL_DmaxObj     dmaxObj;
CSL_DmaxHandle  hDmax;
...
hDmax = CSL_dmaxOpen (&dmaxObj,
                     CSL_DMAX_0,
                     NULL,
                     &status
                     );
...

```

### 3.2.3 CSL\_dmaxClose

CSL\_Status CSL\_dmaxClose ( [CSL\\_DmaxHandle](#) *hDmax* )

#### Description

This function closes the specified instance of DMAX.

#### Arguments

<code>hDmax</code>	Handle to the DMAX instance
--------------------	-----------------------------

#### Return Value

CSL\_Status

- CSL\_SOK - DMAX close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

#### Pre Condition

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

#### Post Condition

CSL for the DMAX instance is closed.

#### Modifies

CSL\_DmaxObj structure values for the instance

#### Example

```

CSL_Status      status;
CSL_DmaxHandle  hDmax;
...
CSL_dmaxClose (hDmax);
...
    
```

### 3.2.4 CSL\_dmaxHwSetup

CSL\_Status CSL\_dmaxHwSetup ( [CSL\\_DmaxHandle](#) *hDmax*,  
[CSL\\_DmaxHwSetup](#) \* *setup* )

#### Description

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure refer *CSL\_dmaxHwSetup*.

#### Arguments

<code>hdmax</code>	Handle to the Dmax instance
--------------------	-----------------------------

setup	Pointer to setup structure that programs DMAX
-------	---

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

**Post Condition**

DMAX registers are configured.

**Modifies**

DMAX registers

**Example**

```

CSL_dmaxHandle hDmax;
CSL_dmaxHwSetup hwSetup;
CSL_Status      status;
...

hwSetup.mode           = CSL_DMAX_MODE_MASTER;
hwSetup.dir            = CSL_DMAX_DIR_TRANSMIT;
hwSetup.addrMode      = CSL_DMAX_ADDRSZ_SEVEN;
hwSetup.clksetup       = &clksetup;
...
status = CSL_dmaxHwSetup(hDmax, &hwSetup);
...

```

### 3.2.5 CSL\_dmaxGetHwSetup

**CSL\_Status CSL\_dmaxGetHwSetup** ( [CSL\\_DmaxHandle](#) *hDmax*,  
[CSL\\_DmaxHwSetup](#) \* *setup*  
 )

**Description**

It retrieves the hardware setup parameters of the DMAX specified by the given handle.

**Arguments**

hDmax	Handle to the DMAX
setup	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

**Modifies**

setup variable

**Example**

```

CSL_DmaxHandle   hDmax;
CSL_DmaxHwSetup hwSetup;
CSL_Status       status;
...
status = CSL_dmaxGetHwSetup(hDmax, &hwSetup);
...

```

### 3.2.6 CSL\_dmaxHwControl

```

CSL_Status CSL_dmaxHwControl ( CSL\_DmaxHandle           hDmax,
                               CSL\_DmaxHwControlCmd      cmd,
                               void *                          arg
                               )

```

**Description**

Takes a command of DMAX with an optional argument and implements it.

**Arguments**

hDmax	Handle to the DMAX instance
cmd	The command to this API indicates the action to be taken on DMAX.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful.

- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

**Post Condition**

Device register programmed accordingly.

**Modifies**

The hardware registers of DMAX.

**Example**

```

CSL_DmaxHandle      hDmax;
CSL_DmaxHwControlCmd  cmd;
void*               arg;
CSL_Status          status;
...
status = CSL_dmaxHwControl (hDmax, cmd, &arg);
...

```

### 3.2.7 CSL\_dmaxHwSetupRaw

```

CSL_Status CSL_dmaxHwSetupRaw ( CSL\_DmaxHandle      hDmax,
                               CSL\_DmaxConfig * config
                               )

```

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values and may perform other functions (delays, etc.)

**Arguments**

hDmax	Handle to the DMAX
config	Pointer to config structure

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

**Pre Condition**

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

**Post Condition**

The registers of the specified DMAX instance will be setup according to value passed.

**Modifies**

Hardware registers of the specified DMAX instance.

**Example**

```

CSL_DmaxHandle      hDmax;
CSL_DmaxConfig      config = CSL_DMAX_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_dmaxHwSetupRaw (hDmax, &config);
...

```

### 3.2.8 CSL\_dmaxGetHwStatus

```

CSL_Status CSL_dmaxGetHwStatus ( CSL\_DmaxHandle      hDmax,
                                CSL\_DmaxHwStatusQuery query,
                                void *      response
                                )

```

**Description**

Gets the status of the different operations of DMAX.

**Arguments**

hDmax	Handle to the DMAX instance
query	The query to this API of DMAX which indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both CSL\_dmaxInit() and CSL\_dmaxOpen() must be called successfully in order before calling this function.

**Post Condition**

None

**Modifies**

"response" variable holds the queried value.

**Example**

```

CSL_DmaxHandle      hDmax;
CSL_DmaxHwStatusQuery query;
void*               reponse;
CSL_Status          status;
...
status = CSL_GetdmaxHwStatus (hDmax, query, &response);
...

```

### 3.2.9 CSL\_dmaxGetBaseAddress

```

CSL_Status CSL_dmaxGetBaseAddress ( CSL_InstNum      dmaxNum,
                                   CSL\_DmaxParam *  pDmaxParam,
                                   CSL\_DmaxBaseAddress * pBaseAddress
                                   )

```

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_dmaxOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

dmaxNum	Specifies the instance of DMAX to be opened.
pDmaxParam	Module specific parameters.
pBaseAddress	Pointer to baseaddress structure containing base address details.

**Return Value**

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid.
- CSL\_ESYS\_INVPARAMS Invalid parameter

**Pre Condition**

None

**Post Condition**

Base Address structure is populated.

---

**Modifies**

1. The status variable
2. Base address structure is modified.

**Example**

```

CSL_Status          status;
CSL_DmaxBaseAddress baseAddress;
...
status = CSL_dmaxGetBaseAddress(CSL_DMAX_0, NULL,
                               &baseAddress);
...

```

### 3.2.10 CSL\_dmaxSetupFifoDesc

**CSL\_Status** **CSL\_dmaxSetupFifoDesc** ( [CSL\\_DmaxFifoDescriptor](#) \* *fifoObj*,  
[CSL\\_DmaxFifoDescriptorSetup](#) \* *setup*  
 )

**Description**

This function formats a FIFO Descriptor object. *CSL\_dmaxSetupFifoDesc*.

**Arguments**

<i>fifoObj</i>	Pointer to data area in RAM where descriptor is to be stored.
<i>setup</i>	Pointer to a dMax FIFO descriptor Object.

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both *CSL\_dmaxInit()* and *CSL\_dmaxOpen()* must be called successfully in order before calling this function.

**Post Condition**

DMAX registers are configured.

**Modifies**

DMAX registers

**Example**

```

CSL_DmaxFifoDescriptor  fifoObj;
CSL_DmaxFifoDescriptorSetup  setup;
CSL_Status              status;

```

```

setup.fifoBaseAddr    = 0x20000100;
...
setup.wPtr            = 0x10000000;
...
CSL_dmaxSetupFifoDesc(&fifoObj, &setup);
...

```

### 3.2.11 CSL\_dmaxStartAsyncTransferMulti

**CSL\_Status** **CSL\_dmaxStartAsyncTransferMulti** ( [CSL\\_DmaxHandle](#) \* *hDmax* )

#### Description

This function initiates a dMax data transfer by toggling the appropriate bit in the ESR (Event Set Register) register for multiple events. *CSL\_dmaxStartAsyncTransferMulti*.

#### Arguments

hDmax	Pointer to the dMax Handle Instance
-------	-------------------------------------

#### Return Value

CSL\_Status

- CSL\_SOK - Successful completion
- CSL\_EDMAX\_BAD\_ESR\_FLAG - Bad ESR Flag
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

#### Pre Condition

Both *CSL\_dmaxInit()* and *CSL\_dmaxOpen()* must be called successfully in order before calling this function.

#### Post Condition

DMAX registers are configured.

#### Modifies

DMAX registers

#### Example

```

CSL_DmaxHandle    hDmax;
CSL_Status        status;
...
CSL_dmaxStartAsyncTransferMulti(hDmax);
...

```

### 3.2.12 CSL\_dmaxGetHwSetupFifoXFRParamEntry

**CSL\_Status** **CSL\_dmaxGetHwSetupFifoXFRParamEntry** ( [CSL\\_DmaxParameterEntry](#) \* *paramEntry*,  
[CSL\\_DmaxFifoParameterSetup](#) \* *setup* )

)

### Description

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure refer *CSL\_dmaxHwSetup*.

### Arguments

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
setup	Pointer to a dmax FIFO Transfer Setup Object

### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup.
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized.
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

### Post Condition

DMAX registers are configured.

### Modifies

DMAX registers

### Example

```

CSL_DmaxParameterEntry paramEntry;
CSL_dmaxHwSetup         hwSetup;
CSL_Status              status;
hwSetup.linearReload0 = paramEntry[0];
...
hwSetup.delayTabPtr1  = paramEntry[9];
...
status = CSL_dmaxGetHwSetupFifoXFRParamEntry(hDmax, &hwSetup);
...

```

## 3.2.13 CSL\_dmaxGetHwSetupGenXFRParamEntry

CSL_Status	(	<a href="#">CSL_DmaxParameterEntry</a> *	<i>paramEntry,</i>
CSL_dmaxGetHwSetupGenXFRParamEntry		UInt8	<i>cc,</i>
		<a href="#">CSL_DmaxGPXFRParameterSetup</a>	<i>setup</i>
		*	

)

**Description**

This function formats the parameter table entry for a General Purpose transfer.

**Arguments**

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
cc	Counter configuration
setup	Pointer to a dmax General Purpose Transfer Object.

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

**Post Condition**

DMAX registers are configured.

**Modifies**

DMAX registers

**Example**

```

CSL_DmaxParameterEntry    paramEntry;
Uint8                     cc;
CSL_DmaxGPXFRParameterSetup  hwSetup;
CSL_Status                 status;

hwSetup.srcReloadAddr0    = paramEntry[0];
...
hwSetup.dstReloadAddr0    = paramEntry[1];
...

status = CSL_dmaxGetHwSetupGenXFRParamEntry(paramEntry, cc,
                                             &hwSetup);
...

```

### 3.2.14 CSL\_dmaxGetHwSetup1dXFRParamEntry

CSL\_Status ( [CSL\\_DmaxParameterEntry](#) \* paramEntry,

CSL\_dmaxGetHwSetup1dXFRParamEntry

[CSL\\_Dmax1dParameterSetup](#) \* *setup*

)

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure refer *CSL\_dmaxHwSetup*.

**Arguments**

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
setup	Pointer to a dmax 1d Burst Transfer Setup Object

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup.
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized.
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

**Post Condition**

DMAX registers are configured.

**Modifies**

DMAX registers

**Example**

```

CSL_DmaxParameterEntry paramEntry;
CSL_dmaxHwSetup         hwSetup;
CSL_Status              status;
hwSetup.linearReload0 = paramEntry[0];
...
hwSetup.delayTabPtr1  = paramEntry[9];
...
status = CSL_dmaxGetHwSetup1dXFRParamEntry(hDmax, &hwSetup);
...

```

### 3.2.15 CSL\_dmaxGetHwSetupSpiXFRParamEntry

**CSL\_Status** ( [CSL\\_DmaxParameterEntry](#) \* *paramEntry*,  
**CSL\_dmaxGetHwSetupSpiXFRParamEntry**

---

**CSL\_DmaxSpiParameterSetup \* setup**

)

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure refer *CSL\_dmaxHwSetup*.

**Arguments**

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
setup	Pointer to a dmax Spi Transfer Setup Object

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup.
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized.
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

**Post Condition**

DMAX registers are configured.

**Modifies**

DMAX registers

**Example**

```

CSL_DmaxParameterEntry paramEntry;
CSL_dmaxHwSetup        hwSetup;
CSL_Status              status;
hwSetup.linearReload0 = paramEntry[0];
...
hwSetup.delayTabPtr1  = paramEntry[9];
...
status = CSL_dmaxGetHwSetupSpiXFRParamEntry(hDmax, &hwSetup);
...

```

### 3.2.16 CSL\_dmaxSetupGeneralXFRParameterEntry

```

CSL_Status
CSL_dmaxSetupGeneralXFRParameterEntry ( CSL\_DmaxParameterEntry * paramEntry,
                                           Uint8 cc,
                                           CSL\_DmaxGPXFRParameterSetup * setup
                                           )

```

### Description

This function formats the parameter table entry for a General Purpose transfer.

### Arguments

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
cc	Counter configuration
setup	Pointer to a dmax General Purpose Transfer Object.

### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

### Post Condition

DMAX registers are configured.

### Modifies

DMAX registers

### Example

```

CSL_DmaxParameterEntry paramEntry;
Uint8 cc;
CSL_DmaxGPXFRParameterSetup hwSetup;
CSL_Status status;
hwSetup.srcReloadAddr0 = 0x10000100;
hwSetup.dstReloadAddr0 = 0x20000100;
...
hwSetup.count0 = 3;
hwSetup.count1 = 4;
hwSetup.count2 = 2;
...
status = CSL_dmaxHwSetupGeneralXFRParameterEntry(paramEntry, cc,
                                                  &hwSetup);

```

...

### 3.2.17 CSL\_dmaxSetupFifoXFRParameterEntry

```

CSL_Status
CSL_dmaxSetupFifoXFRParameterEntry ( CSL\_DmaxParameterEntry * paramEntry,
                                       CSL\_DmaxFifoParameterSetup * setup
                                       )

```

#### Description

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure refer *CSL\_dmaxHwSetup*.

#### Arguments

paramEntry	Pointer to Parameter Table Entry where data is to be stored
setup	Pointer to a dmax FIFO Transfer Setup Object

#### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

#### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

#### Post Condition

DMAX registers are configured

#### Modifies

DMAX registers

#### Example

```

CSL_DmaxParameterEntry paramEntry;
CSL_dmaxHwSetup         hwSetup;

hwSetup.linearReload0 = 0x10000100;
...
hwSetup.count0       = 3;
...
status = CSL_dmaxHwSetupFifoXFRParameterEntry(hDmax, &hwSetup);
...

```

### 3.2.18 CSL\_dmaxSetup1dXFRParameterEntry

```

CSL_Status
CSL_dmaxSetup1dXFRParameterEntry ( CSL\_DmaxParameterEntry * paramEntry,
                                     CSL\_Dmax1dXFRParameterSetup * setup
                                   )
    
```

#### Description

This function formats the parameter table entry for a 1d Burst transfer.

#### Arguments

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
setup	Pointer to a dmax 1d Burst Transfer Object.

#### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

#### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

#### Post Condition

DMAX registers are configured.

#### Modifies

DMAX registers

#### Example

```

CSL_DmaxParameterEntry    paramEntry;
uint8                     cc;
CSL_Dmax1dXFRParameterSetup hwSetup;
CSL_Status                 status;
hwSetup.srcAddr           = 0x10000100;
hwSetup.dstAddr           = 0x20000100;
...
hwSetup.count              = 3;
hwSetup.burstlen          = 32;
hwSetup.nburst            = 3;
...
status = CSL_dmaxHwSetup1dXFRParameterEntry(paramEntry, cc,
                                             &hwSetup);
...
    
```

### 3.2.19 CSL\_dmaxSetupSpiXFRParameterEntry

```

CSL_Status
CSL_dmaxSetupSpiXFRParameterEntry ( CSL\_DmaxParameterEntry * paramEntry,
                                     CSL\_DmaxSpiXFRParameterSetup * setup
                                     )

```

#### Description

This function formats the parameter table entry for a SPI Slave transfer.

#### Arguments

paramEntry	Pointer to Parameter Table Entry where data is to be stored.
setup	Pointer to a dmax SPI Slave Transfer Object.

#### Return Value

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

#### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

#### Post Condition

DMAX registers are configured.

#### Modifies

DMAX registers

#### Example

```

CSL_DmaxParameterEntry    paramEntry;
uint8                     cc;
CSL_DmaxSpiXFRParameterSetup hwSetup;
CSL_Status                 status;
hwSetup.srcRldAddr0      = 0x10000100;
hwSetup.dstRldAddr0      = 0x20000100;
...
hwSetup.count0           = 3;
hwSetup.rldCount         = 4;
...
status = CSL_dmaxHwSetupSpiXFRParameterEntry(paramEntry, cc,
                                              &hwSetup);
...

```

---

### 3.2.20 CSL\_dmaxGetNextFreeParamEntry

```

Uin32 CSL_dmaxGetNextFreeParamEntry ( Uin32      uid,
                                       CSL_Status * st
                                       )
    
```

#### Description

CSL\_dmaxGetNextFreeParamEntry searches for next free resource given the resource type.

#### Arguments

<i>uid</i>	Pointer to Parameter Table Entry where data is stored
<i>st</i>	status

#### Return Value

CSL\_Status

- CSL\_SOK – Found next free Parameter Entry.
- CSL\_ESYS\_OVFL – Next free Parameter Entry not found

#### Pre Condition

Both CSL\_dmaxInit() and a CSL\_dmaxOpen() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status      status;
...
CSL_dmaxGetNextFreeParameterEntry(hDmax->paramUid, &status);
...
    
```

## 3.3 Data Structures

This section lists the data structures available in the DMAX module.

### 3.3.1 CSL\_DmaxObj

#### Detailed Description

This object contains the reference to the instance of DMAX opened using the *CSL\_dmaxOpen()*. The pointer to this is passed to all DMAX CSL APIs.

#### Field Documentation

##### **UInt32 CSL\_DmaxObj::eventUid**

Event Number

##### **UInt32\* CSL\_DmaxObj::hiTableEventEntryPtr**

Pointer to entry in High Event Table reserved for this event

##### **UInt32\* CSL\_DmaxObj::loTableEventEntryPtr**

Pointer to entry in Low Event Table reserved for this event

##### **UInt8 CSL\_DmaxObj::paramPtr**

Pointer to the associated parameter entry

##### **UInt32 CSL\_DmaxObj::paramUid**

Parameter Entry Number

##### **CSL\_InstNum CSL\_DmaxObj::perNum**

This is the instance of DMAX being referred to by this object

##### **CSL\_DmaxRegsOvly CSL\_DmaxObj::regs**

Pointer to the dmax Registers

### 3.3.2 CSL\_DmaxConfig

#### Detailed Description

Config structure of DMAX. This is used to configure DMAX using *CSL\_HwSetupRaw* function.

#### Field Documentation

##### **UInt32 CSL\_DmaxConfig::eventCtrl**

Event Control

##### **UInt8 CSL\_DmaxConfig::eventType**

Dmax Event Type

##### **[CSL\\_DmaxParameterEntry\\*](#) CSL\_DmaxConfig::paramEntry**

DMAX parameter Entry Pointer

##### **UInt8 CSL\_DmaxConfig::polarity**

DMAX Polarity

**UInt8 CSL\_DmaxConfig::priority**  
 DMAX priority

### 3.3.3 CSL\_DmaxContext

**Detailed Description**

DMAX specific parameters. Present implementation doesn't have any specific parameters. The below declaration is just a placeholder for future implementation.

**Field Documentation**

**UInt16 CSL\_DmaxContext::contextInfo**

Context information of DMAX. The below declaration is just a placeholder for future implementation.

### 3.3.4 CSL\_DmaxHwSetup

**Detailed Description**

This has all the fields required to configure DMAX at Power Up (After a Hardware Reset) or a Soft Reset. This structure is used to setup or obtain existing setup of DMAX using *CSL\_dmaxHwSetup()* and *CSL\_dmaxGetHwSetup()* functions respectively.

**Field Documentation**

[CSL\\_DmaxEventSetup](#) **CSL\_DmaxHwSetup::eventSetup**

Generic Pointer for setup

**UInt8 CSL\_DmaxHwSetup::polarity**

DMAX Polarity

**UInt8 CSL\_DmaxHwSetup::priority**

DMAX Priority

### 3.3.5 CSL\_DmaxParam

**Detailed Description**

DMAX specific parameters. Present implementation doesn't have any specific parameters.

**Field Documentation**

**CSL\_BitMask16 CSL\_DmaxParam::flags**

Bit mask to be used for module specific parameters. The below declaration is just a place-holder for future implementation.

### 3.3.6 CSL\_DmaxBaseAddress

**Detailed Description**

This will have the base-address information for the peripheral instance.

**Field Documentation**

**CSL\_DmaxRegsOvly CSL\_DmaxBaseAddress::regs**

---

Base-address of the Configuration registers of DMAX.

### 3.3.7 CSL\_DmaxAlloc

#### Detailed Description

This object contains the reference to the instance of DMAX opened using in the *CSL\_dmaxOpen()*.

#### Field Documentation

##### **UInt32 CSL\_DmaxAlloc::allocMap**

Allocation Map

##### **UInt16 CSL\_DmaxAlloc::maxCount**

Maximum Count

### 3.3.8 CSL\_DmaxResourceAlloc

#### Detailed Description

This object contains the reference to the instance of DMAX opened using in the *CSL\_dmaxOpen()*.

#### Field Documentation

##### [CSL\\_DmaxAlloc](#) **CSL\_DmaxResourceAlloc::csIDmaxHpecrAlloc**

Dmax High Priority Event

##### [CSL\\_DmaxAlloc](#) **CSL\_DmaxResourceAlloc::csIDmaxHpptAlloc**

Dmax High Priority Parameter

##### [CSL\\_DmaxAlloc](#) **CSL\_DmaxResourceAlloc::csIDmaxLpecrAlloc**

Dmax Low Priority Event

##### [CSL\\_DmaxAlloc](#) **CSL\_DmaxResourceAlloc::csIDmaxLpptAlloc**

Dmax Low Priority Parameter

### 3.3.9 CSL\_DmaxActiveSet

#### Detailed Description

This structure contains information for setting the active set of parameters in a general purpose transfer parameter entry.

#### Field Documentation

##### **UInt16 CSL\_DmaxActiveSet::activeCount0**

Active Count0 Value

##### **UInt16 CSL\_DmaxActiveSet::activeCount1**

Active Count1 Value

##### **UInt16 CSL\_DmaxActiveSet::activeCount2**

Active Count2 Value

---

**UInt32 CSL\_DmaxActiveSet::activeDst**  
Active Destination Address

**UInt8 CSL\_DmaxActiveSet::activePP**  
Active Ping Pong Value

**UInt32 CSL\_DmaxActiveSet::activeSrc**  
Active Source Address

### 3.3.10 CSL\_DmaxFifoParam

#### Detailed Description

This structure contains the necessary information to define the FIFO parameters for the reload address for the data transmission.

#### Field Documentation

**UInt32 CSL\_DmaxFifoParam::count**  
Count Value

**UInt32 CSL\_DmaxFifoParam::dtabPtr0**  
Pointer to Delay Table

**UInt32 CSL\_DmaxFifoParam::dtabPtr1**  
Pointer to Delay Table

**UInt32 CSL\_DmaxFifoParam::indx0**  
Index0 Value

**UInt32 CSL\_DmaxFifoParam::indx1**  
Index1 Value

**UInt32 CSL\_DmaxFifoParam::linearAddr**  
Linear Address

**UInt32 CSL\_DmaxFifoParam::linearReload0**  
Linear Reload0 Value

**UInt32 CSL\_DmaxFifoParam::linearReload1**  
Linear Reload1 Value

**UInt32 CSL\_DmaxFifoParam::pfd**  
Pointer to FIFO Descriptor

### 3.3.11 CSL\_DmaxFifoDesc

#### Detailed Description

This structure contains the necessary information to define the FIFO parameters for any FIFO that is used in dmax FIFO read/write operations.

#### Field Documentation

**UInt32 CSL\_DmaxFifoDesc::efield**

---

FIFO Error Field

**UInt32 CSL\_DmaxFifoDesc::emark**  
FIFO Empty Watermark

**UInt32 CSL\_DmaxFifoDesc::fifoBaseAddr**  
FIFO Base Address

**UInt32 CSL\_DmaxFifoDesc::fifoSize**  
FIFO Size

**UInt32 CSL\_DmaxFifoDesc::fmark**  
FIFO Full Watermark

**UInt32 CSL\_DmaxFifoDesc::rPtr**  
FIFO Read Pointer

**UInt32 CSL\_DmaxFifoDesc::wPtr**  
FIFO Write Pointer

### 3.3.12 CSL\_DmaxFifoDescriptorSetup

#### Detailed Description

This structure contains the necessary information to define the FIFO parameters for any FIFO that is used in dmax FIFO read/write operations.

#### Field Documentation

**UInt32 CSL\_DmaxFifoDescriptorSetup::eMark**  
FIFO Empty Watermark

**UInt8 CSL\_DmaxFifoDescriptorSetup::emsc**  
FIFO Empty Mark Status

**UInt8 CSL\_DmaxFifoDescriptorSetup::esize**  
FIFO Error Field

**UInt32 CSL\_DmaxFifoDescriptorSetup::fifoBaseAddr**  
FIFO Base Address

**UInt32 CSL\_DmaxFifoDescriptorSetup::fifoSize**  
FIFO Size

**UInt32 CSL\_DmaxFifoDescriptorSetup::fMark**  
FIFO Full Watermark

**UInt8 CSL\_DmaxFifoDescriptorSetup::fmsc**  
FIFO Full Mark Status

**UInt32 CSL\_DmaxFifoDescriptorSetup::rPtr**  
FIFO Read Pointer

**UInt32 CSL\_DmaxFifoDescriptorSetup::wPtr**  
FIFO Write Pointer

### 3.3.13 CSL\_DmaxFifoDescriptor

#### Detailed Description

This structure contains blank form for a FIFO descriptor object.

#### Field Documentation

**UInt32 CSL\_DmaxFifoDescriptor::word0**

Word0

**UInt32 CSL\_DmaxFifoDescriptor::word1**

Word1

**UInt32 CSL\_DmaxFifoDescriptor::word2**

Word2

**UInt32 CSL\_DmaxFifoDescriptor::word3**

Word3

**UInt32 CSL\_DmaxFifoDescriptor::word4**

Word4

**UInt32 CSL\_DmaxFifoDescriptor::word5**

Word5

**UInt32 CSL\_DmaxFifoDescriptor::word6**

Word6

### 3.3.14 CSL\_DmaxGPXFRParameterSetup

#### Detailed Description

This structure contains the information necessary to perform HW setup for a general purpose data transfer request for dmax.

#### Field Documentation

**UInt16 CSL\_DmaxGPXFRParameterSetup::count0**

Dimension 0 Count Value

**UInt16 CSL\_DmaxGPXFRParameterSetup::count1**

Dimension 1 Count Value

**UInt16 CSL\_DmaxGPXFRParameterSetup::count2**

Dimension 2 Count Value

**Int16 CSL\_DmaxGPXFRParameterSetup::dstIndex0**

Destination Index0 Value

**Int16 CSL\_DmaxGPXFRParameterSetup::dstIndex1**

Destination Index1 Value

**Int16 CSL\_DmaxGPXFRParameterSetup::dstIndex2**

Destination Index2 Value

**UInt32 CSL\_DmaxGPXFRParameterSetup::dstReloadAddr0**  
Destination Reload Address0

**UInt32 CSL\_DmaxGPXFRParameterSetup::dstReloadAddr1**  
Destination Reload Address1

**Int16 CSL\_DmaxGPXFRParameterSetup::srcIndex0**  
Source Index0 Value

**Int16 CSL\_DmaxGPXFRParameterSetup::srcIndex1**  
Source Index1 Value

**Int16 CSL\_DmaxGPXFRParameterSetup::srcIndex2**  
Source Index2 Value

**UInt32 CSL\_DmaxGPXFRParameterSetup::srcReloadAddr0**  
Source Reload Address0

**UInt32 CSL\_DmaxGPXFRParameterSetup::srcReloadAddr1**  
Source Reload Address1

### 3.3.15 CSL\_DmaxFifoParameterSetup

#### Detailed Description

This structure contains the data items necessary to represent an FIFO R/W Parameter Entry in dmax Parameter RAM.

#### Field Documentation

**UInt16 CSL\_DmaxFifoParameterSetup::count0**  
Count0 Value

**UInt16 CSL\_DmaxFifoParameterSetup::count1**  
Count1 Value

**UInt32 CSL\_DmaxFifoParameterSetup::delayTabPtr0**  
Pointer to Delay Table0

**UInt32 CSL\_DmaxFifoParameterSetup::delayTabPtr1**  
Pointer to Delay Table1

**Int16 CSL\_DmaxFifoParameterSetup::linearIdx0**  
Linear Index0 Value

**Int16 CSL\_DmaxFifoParameterSetup::linearIdx1**  
Linear Index1 Value

**UInt32 CSL\_DmaxFifoParameterSetup::linearReload0**  
Linear Reload0 Value

**UInt32 CSL\_DmaxFifoParameterSetup::linearReload1**  
Linear Reload1 Value

---

**Uint32 CSL\_DmaxFifoParameterSetup::pfd**  
Pointer to FIFO Descriptor

### 3.3.16 CSL\_Dmax1dParameterSetup

#### Detailed Description

This structure contains the data items necessary to represent an 1d Burst Parameter Entry in dmax Parameter RAM.

#### Field Documentation

**Uint16 CSL\_Dmax1dParameterSetup::event**  
event Value

**Uint16 CSL\_Dmax1dParameterSetup::tcc**  
tcc Value

**Uint16 CSL\_Dmax1dParameterSetup::nburst**  
nburst Value

**Uint16 CSL\_Dmax1dParameterSetup::tccint**  
tccint value

**Uint32 CSL\_Dmax1dParameterSetup::srcAddr**  
srcAddr Value

**Int16 CSL\_Dmax1dParameterSetup::dstAddr**  
dstAddr Value

**Uint16 CSL\_Dmax1dParameterSetup::burstlen**  
burstlen Value

**Uint32 CSL\_Dmax1dParameterSetup::count**  
count Value

### 3.3.17 CSL\_DmaxSpiParameterSetup

#### Detailed Description

This structure contains the information necessary to perform HW setup for a SPI Slave data transfer request for dmax.

#### Field Documentation

**Uint32 CSL\_DmaxSpiParameterSetup::srcAddr**  
srcAddr Value

**Uint32 CSL\_DmaxSpiParameterSetup::dstAddr**  
dstAddr Value

**Uint32 CSL\_DmaxSpiParameterSetup::srcRIdAddr0**  
srcRIdAddr0 Value

**UInt32 CSL\_DmaxSpiParameterSetup::dstRIdAddr0**

dstRIdAddr0 Value

**UInt32 CSL\_DmaxSpiParameterSetup::srcRIdAddr1**

srcRIdAddr1 Value

**UInt32 CSL\_DmaxSpiParameterSetup::dstRIdAddr1**

dstRIdAddr1 Value

**UInt16 CSL\_DmaxSpiParameterSetup::pp**

pp Value

**UInt16 CSL\_DmaxSpiParameterSetup::count**

count Value

**UInt16 CSL\_DmaxSpiParameterSetup::rIdCount**

Reload Count value

### 3.3.18 CSL\_DmaxGPTransferEventSetup

#### Detailed Description

This structure contains all data necessary to setup dma for a General Purpose data transfer request.

#### Field Documentation

**UInt8 CSL\_DmaxGPTransferEventSetup::atcint**

Alternate Transfer Mode Interrupt

**UInt8 CSL\_DmaxGPTransferEventSetup::cc**

Counter Configuration

**UInt8 CSL\_DmaxGPTransferEventSetup::esize**

Element Size

**UInt32 CSL\_DmaxGPTransferEventSetup::etype**

Event Type

[CSL\\_DmaxParameterSetup](#) **CSL\_DmaxGPTransferEventSetup::paramSetup**

Pointer to parameterSetup

**UInt8 CSL\_DmaxGPTransferEventSetup::pte**

Pointer to Transfer Entry

**UInt8 CSL\_DmaxGPTransferEventSetup::qtsl**

Quantum Transfer Size Limit

**UInt8 CSL\_DmaxGPTransferEventSetup::rload**

Reload

**UInt8 CSL\_DmaxGPTransferEventSetup::sync**

Transfer Synchronization

**UInt8 CSL\_DmaxGPTransferEventSetup::tcc**  
Transfer Complete Code

**UInt8 CSL\_DmaxGPTransferEventSetup::tcint**  
Transfer Completion Interrupt

### 3.3.19 CSL\_DmaxFifoTransferEventSetup

#### Detailed Description

This structure contains all data necessary to setup dmax for a data transfer request.

#### Field Documentation

**UInt8 CSL\_DmaxFifoTransferEventSetup::atcint**  
Alternate Transfer Mode Interrupt

**UInt32 CSL\_DmaxFifoTransferEventSetup::etype**  
Event Type

[CSL\\_DmaxParameterSetup](#) **CSL\_DmaxFifoTransferEventSetup::paramSetup**  
Pointer to parameterSetup

**UInt8 CSL\_DmaxFifoTransferEventSetup::pte**  
Pointer to Transfer Entry

**UInt8 CSL\_DmaxFifoTransferEventSetup::qtsl**  
Quantum Transfer Size Limit

**UInt8 CSL\_DmaxFifoTransferEventSetup::rload**  
Reload

**UInt8 CSL\_DmaxFifoTransferEventSetup::sync**  
Transfer Synchronization

**UInt8 CSL\_DmaxFifoTransferEventSetup::tcc**  
Transfer Complete Code

**UInt8 CSL\_DmaxFifoTransferEventSetup::tcint**  
Transfer Completion Interrupt

**UInt8 CSL\_DmaxFifoTransferEventSetup::wmenab**  
Water Mark Enable

### 3.3.20 CSL\_Dmax1dBurstTransferEventSetup

#### Detailed Description

This structure contains all data necessary to setup dmax for a data transfer request.

#### Field Documentation

**UInt32 CSL\_Dmax1dBurstTransferEventSetup::etype**  
Event Type

[CSL\\_DmaxParameterSetup](#) **CSL\_Dmax1dBurstTransferEventSetup::paramSetup**  
 Pointer to parameterSetup

**UInt8 CSL\_Dmax1dBurstTransferEventSetup::pte**  
 Pointer to Transfer Entry

### 3.3.21 CSL\_DmaxSpiSlaveTransferEventSetup

#### Detailed Description

This structure contains all data necessary to setup dmax for a data transfer request.

#### Field Documentation

**UInt32 CSL\_DmaxSpiSlaveTransferEventSetup::etype**  
 Event Type

[CSL\\_DmaxParameterSetup](#) **CSL\_DmaxSpiSlaveTransferEventSetup::paramSetup**  
 Pointer to parameterSetup

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::pte**  
 Pointer to Transfer Entry

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::spi**  
 Spi peripheral used for data transfer

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::reload**  
 Reload

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::tcc**  
 Transfer Complete Code

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::tcint**  
 Transfer Completion Interrupt

**UInt8 CSL\_DmaxSpiSlaveTransferEventSetup::esize**  
 Element size

### 3.3.22 CSL\_DmaxCpuintEventSetup

#### Detailed Description

This structure contains the information needed to perform HW setup for CPU interrupt requests.

#### Field Documentation

**UInt8 CSL\_DmaxCpuintEventSetup::cpuint**  
 CPU Interrupt Line

**UInt32 CSL\_DmaxCpuintEventSetup::etype**  
 Event Type

---

### 3.3.23 CSL\_DmaxParameterEntry

**Detailed Description**

This structure defines the overlay for accessing entries in the Hi Priority Parameter Table.

**Field Documentation**

**volatile Uint32 CSL\_DmaxParameterEntry::word0**  
Parameter Table 0

**volatile Uint32 CSL\_DmaxParameterEntry::word1**  
Parameter Table 1

**volatile Uint32 CSL\_DmaxParameterEntry::word2**  
Parameter Table 2

**volatile Uint32 CSL\_DmaxParameterEntry::word3**  
Parameter Table 3

**volatile Uint32 CSL\_DmaxParameterEntry::word4**  
Parameter Table 4

**volatile Uint32 CSL\_DmaxParameterEntry::word5**  
Parameter Table 5

**volatile Uint32 CSL\_DmaxParameterEntry::word6**  
Parameter Table 6

**volatile Uint32 CSL\_DmaxParameterEntry::word7**  
Parameter Table 7

**volatile Uint32 CSL\_DmaxParameterEntry::word8**  
Parameter Table 8

**volatile Uint32 CSL\_DmaxParameterEntry::word9**  
Parameter Table 9

**volatile Uint32 CSL\_DmaxParameterEntry::word10**  
Parameter Table 10

### 3.3.24 CSL\_DmaxEtype

**Detailed Description**

This structure is used to setup the Event Type.

**Field Documentation**

**Uint32 CSL\_DmaxEtype::etype**  
Event Type

## 3.4 Enumerations

This section lists the enumerations available in the DMAX module.

### 3.4.1 CSL\_DmaxHwStatusQuery

#### enum CSL\_DmaxHwStatusQuery

Enumeration for queries passed to *CSL\_dmaxGetHwStatus()*.

This is used to get the status of different operations or to get the existing setup of DMAX.

#### Enumeration values:

<i>CSL_DMAX_QUERY_EVENTFLAG</i>	Get status of the Event Flag. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_TCC</i>	Get the status of the Transfer Complete flag. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_TC</i>	Get the status of TC. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_FMSC</i>	Get the status of FIFO full. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_EMSC</i>	Get the status of FIFO empty. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_FIFO_ERROR</i>	Get the status of the FIFO error Flag/Interrupt. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_FIFO_ERROR_CODE</i>	Get the status of the FIFO error Code. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_EVENT_ENTRY</i>	Get the status of the Event entry of the specified Event. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_PARAMETER_ENTRY</i>	Get the status of the parameter entry of the specified Event. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_HBC</i>	Get the status of the High dmax. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_LBC</i>	Get the status of the Low dmax. <b>Parameters:</b> ( Uint32* )
<i>CSL_DMAX_QUERY_GET_FIFO_ADDR</i>	Get the status of the FIFO Address.

---

<i>CSL_DMAX_QUERY_GET_EVENT_ENTRY_ADDR</i>	<b>Parameters:</b> ( Uint32* ) Get the Event entry Address.
<i>CSL_DMAX_QUERY_GET_PARAMETER_ENTRY_ADDR</i>	<b>Parameters:</b> ( Uint32* ) Get the Parameter entry Address.
<i>CSL_DMAX_QUERY_GET_FIFO_FULL</i>	<b>Parameters:</b> ( CSL_DmaxParameterEntry* ) Get the FIFO full status.
	<b>Parameters:</b> ( Uint32* )

### 3.4.2 CSL\_DmaxHwControlCmd

#### enum CSL\_DmaxHwControlCmd

Enumeration for queries passed to *CSL\_dmaxHwControl()*.

This is used to select the commands to control the operations existing setup of DMAX. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_DMAX_CMD_SETPRIORITY</i>	Set Priority of Event. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_SETPOLARITY</i>	Sets Polarity of Event. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_EVENTENABLE</i>	Enables Event. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_CLEAR_TCC</i>	Clears TCC Event flag. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_EVENTDISABLE</i>	Disables Event. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_CLEAR_EVENTENTRY</i>	Clears the Event Entry. <b>Parameters:</b> ( Uint16 * )
<i>CSL_DMAX_CMD_CLEAR_PARAMETERENTRY</i>	Clears Parameter Entry. <b>Parameters:</b> ( Uint16 * )
<i>CSL_DMAX_CMD_STARTASYNCTRANSFER</i>	Set the start Sync Transfer. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_CLEAR_FIFO_STATUS</i>	Set the FIFO status clear bit. <b>Parameters:</b> (None)
<i>CSL_DMAX_CMD_WATERMARK_ENABLE</i>	Set the Water Mark Enable.

---

*CSL\_DMAX\_CMD\_WATERMARK\_DISABLE*

**Parameters:**

*(None)*

Set the Water Mark Disable.

**Parameters:**

*(None)*

## 3.5 Macros

**#define \_CSL\_DMAX\_PARAM\_ENTRY\_SIZE (11)**  
 DMAX Parameter Entry Size

**#define CSL\_DMAX\_BAD\_ESR\_FLAG (0x000000FFu)**  
 DMAX Bad ESR Flag

**#define CSL\_DMAX\_CONFIG\_DEFAULTS**  
 Value:

```
{
    \
    0x0, \
    CSL_DMAX_EVENT0_ETYPE_FIFOWRITE, \
    0x0, \
    0x0 \
}
```

Default Values for Config structure

**#define CSL\_DMAX\_ESR\_FIFOERR\_MASK (0x00000080u)**  
 DMAX ESR Fifo Error

**#define CSL\_DMAX\_ESR\_FIFOERR\_SHIFT (0x00000007u)**  
 DMAX ESR Fifo Error

**#define CSL\_DMAX\_EVENT\_HI\_PRIORITY (0x00000001u)**  
 DMAX Event High Priority

**#define CSL\_DMAX\_EVENT\_LO\_PRIORITY (0x00000000u)**  
 DMAX Event Low Priority

**#define CSL\_DMAX\_FIFO\_FULL\_MASK (0x01000000u)**  
 DMAX FIFO Full

**#define CSL\_DMAX\_FIFO\_FULL\_SHIFT (0x00000018u)**  
 DMAX FIFO Full shift

**#define CSL\_DMAX\_FIFO\_NONSEQUENTIAL\_UNDERFLOW\_MASK (0x00000100u)**  
 DMAX FIFO Non-sequential Underflow mask

**#define CSL\_DMAX\_FIFO\_NONSEQUENTIAL\_UNDERFLOW\_SHIFT (0x00000008u)**  
 DMAX FIFO Non-sequential Underflow shift

**#define CSL\_DMAX\_FIFO\_OVERFLOW\_MASK (0x00010000u)**  
 DMAX FIFO OverFlow mask

---

```

#define CSL_DMAX_FIFO_OVERFLOW_SHIFT (0x00000010u)
DMAX FIFO Overflow shift

#define CSL_DMAX_FIFO_UNDERFLOW_MASK (0x00000001u)
DMAX FIFO UnderFlow mask

#define CSL_DMAX_FIFO_UNDERFLOW_SHIFT (0x00000000u)
DMAX FIFO Underflow shift

#define CSL_DMAX_GET_PARAM_ENTRY_OFFSET ( uid )
(((uid) & 0xFFFFu)*_CSL_DMAX_PARAM_ENTRY_SIZE)
DMAX Get Parameter Entry offset

#define CSL_DMAX_HI_PRIORITY (0x00000001u)
DMAX High Priority

#define CSL_DMAX_HIPRIORITY_EVENT_ANY (0x1000FFFFu)
DMAX High Priority Event

#define CSL_DMAX_HIPRIORITY_PARAMETERENTRY_ANY (0x3000FFFFu)
DMAX High Priority Parameter entry

#define CSL_DMAX_ID (1)
DMAX Module ID

#define CSL_DMAX_LOPRIORITY_EVENT_ANY (0x2000FFFFu)
DMAX Low Priority Event

#define CSL_DMAX_LOPRIORITY_PARAMETERENTRY_ANY (0x4000FFFFu)
DMAX Low Priority Parameter entry

#define CSL_DMAX_POLARITY_FALLING_EDGE (0x00000000u)
DMAX polarity Falling Edge

#define CSL_DMAX_POLARITY_RISING_EDGE (0x00000001u)
DMAX Polarity Rising Edge

#define CSL_DMAX_PTE_BASE_OFFSET (0x00000028u)
DMAX Parameter table entry Base offset

#define CSL_DMAX_TCC_SPLIT (0x000000FFu)
DMAX Transfer Complete split

#define CSL_DMAX_WORD_SIZE (0x00000004u)
DMAX word size

#define CSL_EDMAX_BAD_ESR_FLAG (CSL_EDMAX_FIRST-1)
DMAX Bad ESR Flag

#define CSL_EDMAX_BAD_ETYPE (CSL_EDMAX_FIRST-2)
DMAX Bad Event Type

#define CSL_EDMAX_FIRST -(((CSL_DMAX_ID+1)<<5)+1)
DMAX First

```

---

```
#define CSL_EDMAX_LAST (-((CSL_DMAX_ID+1)<<6))  
DMAX Last
```

```
#define CSL_EDMAX_PARAM_ENTRY_FULL_ERROR (CSL_EDMAX_FIRST-0)  
DMAX Parameter Entry Full Error
```

## 3.6 Typedef

**typedef void \* CSL\_DmaxEventSetup**  
Dmax Event Setup

**typedef void \* CSL\_DmaxParameterSetup**  
DMAX Prameter Setup

---

## Chapter 4 EMIF Module

---

---

---

---

### Topics

<a href="#">4.1 Overview</a>
------------------------------

<a href="#">4.2 Functions</a>
-------------------------------

<a href="#">4.3 Data Structures</a>
-------------------------------------

<a href="#">4.4 Enumerations</a>
----------------------------------

<a href="#">4.5 Macros</a>
----------------------------

## 4.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within EMIF module.

The External Memory Interface (EMIF) is a TI developed re-usable IP component targeted for SoC designs. The EMIF provides a glue less interface to external memory devices including SDR and a wide variety of asynchronous devices.

The EMIF features supports following functionality:

- SDRAM Controller
- ASync Controller
- Nand Flash Controller
- Little Endian Operation
- Full Rate Operation

## 4.2 Functions

This section lists the functions available in the EMIF module.

### 4.2.1 CSL\_emifInit

**CSL\_Status** CSL\_emifInit ( [CSL\\_EmifContext](#) \* *pContext* )

#### Description

This is the initialization function for the emif CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

<i>pContext</i>	Context information to EMIF
-----------------	-----------------------------

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_syslnit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status      status;
...
status = CSL_emifInit(NULL);

```

### 4.2.2 CSL\_emifOpen

[CSL\\_EmifHandle](#) CSL\_emifOpen ( [CSL\\_EmifObj](#) \* *pEmifObj*,  
 CSL\_InstNum *emifNum*,  
[CSL\\_EmifParam](#) \* *pEmifParam*,  
 CSL\_Status \* *pStatus*  
 )

#### Description

This function opens the EMIF CSL. It returns a handle to the CSL for the EMIF instance. This handle is passed to all other CSL APIs, as the reference to the EMIF instance.

**Arguments**

<code>pEmifObj</code>	Pointer to EMIF object.
<code>emifNum</code>	Instance of EMIF to be opened.
<code>pEmifParam</code>	Module specific parameters.
<code>pStatus</code>	The status of the function call.

**Return Value**
**CSL\_EmifHandle**

- Valid EMIF handle will be returned if status value is equal to `CSL_SOK`.

**Pre Condition**
`CSL_emiflnit()` must be called before calling this function.

**Post Condition**

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Open call is successful
- `CSL_ESYS_FAIL` - Module instance is invalid.

2. EMIF object structure is populated.

**Modifies**

- The status variable
- EMIF object structure

**Example**

```

CSL_EmifObj      emifObj;
CSL_EmifHandle   hEmif;
CSL_EmifHwSetup  hwSetup;
CSL_Status       status;

...

hEmif = CSL_emifOpen (&emifObj, CSL_EMIF, NULL, &status);

...

```

### 4.2.3 CSL\_emifClose

**CSL\_Status CSL\_emifClose** ( [CSL\\_EmifHandle](#) *hEmif* )

**Description**

This function marks that CSL for the EMIF instance is closed. CSL for the EMIF instance need to be reopened before using any EMIF CSL API again.

**Arguments**

<code>hEmif</code>	Handle to EMIF
--------------------	----------------

**Return Value**

CSL\_Status

- CSL\_SOK - EMIF is closed Successfully
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

Both `CSL_emifInit()` and `CSL_emifOpen()` must be called successfully in order before calling `CSL_emifClose()`.

**Post Condition**

The external memory interface CSL APIs cannot be called until the external memory interface CSL is reopened again using `CSL_emifOpen()`.

**Modifies**

Obj structure values

**Example**

```

CSL_EmifHandle  hEmif;
CSL_Status      status;
...

status = CSL_emifClose (hEmif);

...

```

## 4.2.4 CSL\_emifGetHwSetup

**CSL\_Status** `CSL_emifGetHwSetup` ( [CSL\\_EmifHandle](#) *hEmif*,  
[CSL\\_EmifHwSetup](#) \* *setup*  
)

**Description**

It retrieves the hardware setup parameters of the emif specified by the given handle.

**Arguments**

<code>hEmif</code>	Handle to the emif
<code>setup</code>	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both `CSL_emifInit()` and `CSL_emifOpen()` must be called successfully in order before calling `CSL_emifGetHwSetup()`.

**Post Condition**

None

**Modifies**

Second parameter setup value

**Example**

```

CSL_EmifHandle   hEmif;
CSL_EmifHwSetup  hwSetup;
CSL_Status       status;
...

status = CSL_emifGetHwSetup(hEmif, &hwSetup);

...

```

## 4.2.5 CSL\_emifHwControl

```

CSL_Status CSL_emifHwControl ( CSL\_EmifHandle           hEmif,
                               CSL\_EmifHwControlCmd      cmd,
                               void *                       arg
                               )

```

**Description**

This function performs various control operations on the EMIF, based on the command passed.

**Arguments**

hEmif	Handle to the EMIF instance
cmd	The command to this API indicates the action to be taken on EMIF.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both `CSL_emifInit()` and `CSL_emifOpen()` must be called successfully in order before calling `CSL_emifHwControl()` can be called. For the argument type that can be `void*` casted and passed with a particular command refer to `CSL_EmifHwControlCmd`.

#### Post Condition

EMIFA registers are configured according to the command passed.

#### Modifies

EMIFA registers

#### Example

```

CSL_EmifHandle          hEmif;
CSL_EmifHwControlCmd    cmd = CSL_EMIF_CMD_SELF_REFRESH;
CSL_EmifSdramSelfRefresh arg = CSL_EMIF_SELF_REFRESH_DISABLE;
CSL_Status              status;
...
status = CSL_emifHwControl (hEmif, cmd, &arg);

```

### 4.2.6 CSL\_emifGetHwStatus

```

CSL_Status CSL_emifGetHwStatus ( CSL\_EmifHandle          hEmif,
                                CSL\_EmifHwStatusQuery       query,
                                void *                          response
                                )

```

#### Description

Gets the status of the different operations of EMIF and depends on the query passed.

#### Arguments

hEmif	Handle to the EMIF instance
query	The query to this API of EMIF that indicates the status to be returned.
response	Placeholder to return the status.

#### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

#### Pre Condition

Both `CSL_emifInit()` and `CSL_emifOpen()` must be called successfully in order before calling `CSL_emifGetHwStatus()` can be called. For the argument type that can be `void*` casted and passed with a particular command refer to `CSL_EmifHwStatusQuery`.

**Post Condition**

None

**Modifies**

Third parameter response value

**Example**

```

CSL_EmifHandle      hEmif;
CSL_EmifHwStatusQuery  query = CSL_EMIF_QUERY_REFRESH_RATE;
Uint16              response;
CSL_Status           status;
...
status = CSL_emifGetHwStatus (hEmif, query, &response);
...

```

## 4.2.7 CSL\_emifGetBaseAddress

```

CSL_Status CSL_emifGetBaseAddress ( CSL_InstNum      emifNum,
                                   CSL\_EmifParam * pEmifParam,
                                   CSL\_EmifBaseAddress * pBaseAddress
                                   )

```

**Description**

This function gets the base address of the EMIF instance.

**Arguments**

<code>emifNum</code>	Instance number of the EMIF
<code>pEmifParam</code>	Module specific parameters.
<code>pBaseAddress</code>	Pointer to base address structure

**Return Value**

CSL\_Status

- CSL\_SOK - Successfully retrieved base address.
- CSL\_ESYS\_FAIL - Failed to get the base address
- CSL\_ESYS\_INVPARAMS - If the input parameter is not valid

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

1. The status variable
2. Base address structure

**Example**

```

CSL_Status          status;
CSL_EmifParam       emifParam;
CSL_EmifBaseAddress baseAddress;

...
status = CSL_emifGetBaseAddress (CSL_EMIF, &emifParam,
&baseAddress);
...

```

## 4.2.8 CSL\_emifHwSetup

```

CSL_Status CSL_emifHwSetup ( CSL\_EmifHandle      hEmif,
                             CSL\_EmifHwSetup * hwSetup
                           )

```

**Description**

It configures the emif registers to the values passed in the hardware setup structure.

**Arguments**

hEmif	Handle to the emif
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both *CSL\_emifInit()* and *CSL\_emifOpen()* must be called successfully in order before calling this function.

**Post Condition**

EMIF controller registers are configured according to the hardware setup parameters.

**Modifies**

EMIF controller registers

**Example**

```

CSL_EmifHandle  hEmif;
CSL_EmifObj     emifObj;
CSL_EmifHwSetup hwSetup;
CSL_Status      status;

```

---

...

```
hEmif = CSL_emifOpen(&emifObj, CSL_EMIF, NULL, &status);
```

```
status = CSL_emifHwSetup(hEmif, &hwSetup);
```

## 4.3 Data Structures

This section lists the data structures available in the EMIF module.

### 4.3.1 CSL\_EmifObj

#### Detailed Description

EMIF object structure.

#### Field Documentation

##### **CSL\_InstNum CSL\_EmifObj::emifNum**

Instance of EMIF being referred by this object

##### **CSL\_EmifRegsOvly CSL\_EmifObj::regs**

Pointer to the register overlay structure of the EMIF

### 4.3.2 CSL\_EmifContext

#### Detailed Description

Module specific context information. Present implementation of emif doesn't have any context information.

#### Field Documentation

##### **UInt16 CSL\_EmifContext::contextInfo**

Context information of emif CSL. The declaration is just a placeholder for future implementation.

### 4.3.3 CSL\_EmifHwSetup

#### Detailed Description

Top level h/w setup structure containing pointers to individual structures used for setup and the type of SDRAM used.

#### Field Documentation

##### [CSL\\_EmifAsyncConfig](#) **CSL\_EmifHwSetup::asyncBankCfg1**

To configure Asynchronous Bank configuration

##### [CSL\\_EmifSdramTimingConfig](#) **CSL\_EmifHwSetup::emClkCycles**

To configure SDRAM timing Configure Register

##### [CSL\\_EmifIntrConfig](#) **CSL\_EmifHwSetup::emifIntrCfg**

To enable or disable interrupts on EMIF

##### **UInt8 CSL\_EmifHwSetup::maxExtWait**

Maximum extended wait cycles

##### [CSL\\_EmifNarrowMode](#) **CSL\_EmifHwSetup::narrowMode**

Data Bus width

##### **UInt16 CSL\_EmifHwSetup::refreshRate**

---

Defines refresh rate for the SDRAM connected device

[CSL\\_EmifSdramCasLatency](#) **CSL\_EmifHwSetup::sdramCasLaten**  
SDRAM CAS Latency

[CSL\\_EmifSdramInternalBankSetUp](#) **CSL\_EmifHwSetup::sdramIntBankSetup**  
SDRAM Internal bank config

[CSL\\_EmifSdramPageSize](#) **CSL\_EmifHwSetup::sdramPageSize**  
SDRAM memory page size

**Bool CSL\_EmifHwSetup::sdramSelfRefreshEn**  
Self refresh enable/disable

**UInt8 CSL\_EmifHwSetup::txs**  
Minimum EM\_CLK cycles from self refresh command to any command.

[CSL\\_EmifWaitPolarity](#) **CSL\_EmifHwSetup::waitPolarityCfg**  
Wait polarity for pad wait

[CSL\\_EmifNandSetup](#) **CSL\_EmifHwSetup::nandSetup**  
NAND flash configuration

### 4.3.4 CSL\_EmifParam

#### Detailed Description

Module specific parameters. Present implementation of Emiff CSL doesn't have any module specific parameters.

#### Field Documentation

**CSL\_BitMask16 CSL\_EmifParam::flags**  
Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 4.3.5 CSL\_EmifBaseAddress

#### Detailed Description

This structure contains the base-address information for the peripheral instance of the EMIF.

#### Field Documentation

**CSL\_EmifRegsOvly CSL\_EmifBaseAddress::regs**  
Base-address of the configuration registers of the peripheral

### 4.3.6 CSL\_EmifIntrConfig

#### Detailed Description

Used for enabling or disabling Interrupt operation for EMIF.

#### Field Documentation

---

**Bool CSL\_EmifIntrConfig::atIntrEn**

Enables or Disables AT Interrupt on EMIF

### 4.3.7 CSL\_EmifAsyncConfig

#### Detailed Description

Defines the EMIF Async controller configuration.

#### Field Documentation

**UInt8 CSL\_EmifAsyncConfig::asize**

Asynchronous Bank Size

**Bool CSL\_EmifAsyncConfig::ew**

Extend Wait mode

**UInt8 CSL\_EmifAsyncConfig::r\_hold**

Read Strobe Hold cycles

**UInt8 CSL\_EmifAsyncConfig::r\_setup**

Read Strobe Setup cycles

**UInt8 CSL\_EmifAsyncConfig::r\_strobe**

Read Strobe Duration cycles

**Bool CSL\_EmifAsyncConfig::ss**

Select Strobe mode

**UInt8 CSL\_EmifAsyncConfig::ta**

Turn Around cycles

**UInt8 CSL\_EmifAsyncConfig::w\_hold**

Write Strobe Hold cycles

**UInt8 CSL\_EmifAsyncConfig::w\_setup**

Write Strobe Setup cycles

**UInt8 CSL\_EmifAsyncConfig::w\_strobe**

Write Strobe Duration cycles

### 4.3.8 CSL\_EmifSdramTimingConfig

#### Detailed Description

Defines the SDRAM timing register bit fields for EM\_CLK configurations

#### Field Documentation

UInt8 [CSL\\_EmifSdramTimingConfig::tras](#)

**Min number of EM\_CLK cycles from Activate to Precharge minus 1**

UInt8 CSL\_EmifSdramTimingConfig::trc

**Min number of EM\_CLK cycles from Activate to Activate minus 1**

---

Uin8 [CSL\\_EmifSdramTimingConfig::trcd](#)

Min number of EM\_CLK cycles from Activate to Read / Write minus 1

Uin8 [CSL\\_EmifSdramTimingConfig::trfc](#)

Min number of EM\_CLK cycles from Refresh to Refresh minus 1

Uin8 [CSL\\_EmifSdramTimingConfig::trp](#)

Min number of EM\_CLK cycles from Precharge to Activate or Refresh minus 1

Uin8 [CSL\\_EmifSdramTimingConfig::trrd](#)

Min number of EM\_CLK cycles from Activate to Activate of different bank minus 1

Uin8 [CSL\\_EmifSdramTimingConfig::twr](#)

Min number of EM\_CLK cycles from last write transfer to Precharge minus 1

### 4.3.9 CSL\_EmifNandSetup

#### Detailed Description

This structure contains the information for the peripheral interface of NAND device

#### Field Documentation

Uin8 CSL\_CSL\_EmifNandSetup:: ecc\_support

**Controls the ECC calculation**

Uin8 CSL\_CSL\_EmifNandSetup:: nand\_support

**Controls the Nand support is required or not**

## 4.4 Enumerations

This section lists the enumerations available in the EMIF module.

### 4.4.1 CSL\_EmifSdramSelfRefresh

#### enum CSL\_EmifSdramSelfRefresh

This enum used in SR bit field of SDRAM Bank Config Register. Can set SDRAM to enter or exit self refresh mode.

#### Enumeration values:

<i>CSL_EMIF_SELF_REFRESH_ENABLE</i>	SDRAM exit Self refresh mode
<i>CSL_EMIF_SELF_REFRESH_DISABLE</i>	SDRAM enter Self refresh mode

### 4.4.2 CSL\_EmifSdramCasLatency

#### enum CSL\_EmifSdramCasLatency

This enum used to set the CAS latency to be used when accessing connected SDRAM devices.

#### Enumeration values:

<i>CSL_EMIF_CAS_LATENCY_SET_TO_2</i>	CAS latency = 2 EM_CLK cycles
<i>CSL_EMIF_CAS_LATENCY_SET_TO_3</i>	CAS latency = 3 EM_CLK cycles

### 4.4.3 CSL\_EmifSdramInternalBankSetUp

#### enum CSL\_EmifSdramInternalBankSetUp

This enum used in setting the bit field ibank of SDRAM Bank Config Register to set the number of SDRAM internal banks.

#### Enumeration values:

<i>CSL_EMIF_1_SDRAM_BANKS</i>	1 Bank SDRAM device
<i>CSL_EMIF_2_SDRAM_BANKS</i>	2 Banks SDRAM device
<i>CSL_EMIF_4_SDRAM_BANKS</i>	4 Banks SDRAM device

### 4.4.4 CSL\_EmifHwControlCmd

#### enum CSL\_EmifHwControlCmd

This enum used define the command required for EMIF registers setup.

#### Enumeration values:

<i>CSL_EMIF_CMD_SELF_REFRESH</i>	Enables self refresh
<i>CSL_EMIF_CMD_SELF_REFRESH_RATE</i>	Enables self refresh
<i>CSL_EMIF_CMD_CLEAR_ASYNC_TIMEOUT</i>	Clears Async Timeout
<i>CSL_EMIF_CMD_CLEAR_MASKED_ASYNC_TIMEOUT</i>	Clears Masked Async Timeout
<i>CSL_EMIF_CMD_SET_ASYNC_TIMEOUT_INTR</i>	Set Async Timeout Interrupt
<i>CSL_EMIF_CMD_CLR_ASYNC_TIMEOUT_INTR</i>	Clear Async Timeout Interrupt

### 4.4.5 CSL\_EmifHwStatusQuery

**enum CSL\_EmifHwStatusQuery**

This enum used define the query required for EMIF registers status.

**Enumeration values:**

<i>CSL_EMIF_QUERY_SELF_REFRESH</i>	Get status if SDRAM is in Self refresh
<i>CSL_EMIF_QUERY_REFRESH_RATE</i>	Get the Refresh rate of SDRAM
<i>CSL_EMIF_QUERY_ASYNC_TIMEOUT_STATUS</i>	Get timeout status
<i>CSL_EMIF_QUERY_MASKED_ASYNC_TIMEOUT_STATUS</i>	Get masked timeout status
<i>CSL_EMIF_QUERY_MASKED_ASYNC_TIMEOUT_INTR_STATUS</i>	Get masked timeout Intr status

### 4.4.6 CSL\_EmifSdramPageSize

**enum CSL\_EmifSdramPageSize**

This enum used in setting the bit field page size of SDRAM Bank Config Register.

**Enumeration values:**

<i>CSL_EMIF_256WORD_8COL_ADDR</i>	8 column address bits (256 elements per row)
<i>CSL_EMIF_512WORD_9COL_ADDR</i>	9 column address bits (512 elements per row)
<i>CSL_EMIF_1024WORD_10COL_ADDR</i>	10 column address bits (1024 elements per row)

### 4.4.7 CSL\_EmifNarrowMode

**enum CSL\_EmifNarrowMode**

This enum used to define data bus width usage. It can be in either 32 Bit or 16 Bit modes.

**Enumeration values:**

<i>CSL_EMIF_CAS_LATENCY_SET_TO_2</i>	CAS latency = 2 EM_CLK cycles
<i>CSL_EMIF_CAS_LATENCY_SET_TO_3</i>	CAS latency = 3 EM_CLK cycles

### 4.4.8 CSL\_EmifWaitPolarity

**enum CSL\_EmifWaitPolarity**

This enum used to define the polarity of the AWAIT pin.

**Enumeration values:**

<i>CSL_EMIF_WAIT_POLARITY_LOW</i>	Insert wait cycles if AWAIT is low
<i>CSL_EMIF_WAIT_POLARITY_HIGH</i>	Insert wait cycles if AWAIT is high

### 4.4.9 CSL\_EmifNANDStatus

**enum CSL\_EmifNANDStatus**

---

his enum used to Enable or disable NAND Flash usage.

**Enumeration values:**

<i>CSL_EMIF_NAND_DISABLE</i>	Disable NAND
<i>CSL_EMIF_NAND_ENABLE</i>	Enable NAND

**4.4.10 CSL\_EmifNANDECCStatus****enum CSL\_EmifNANDECCStatus**

his enum used to Enable or disable NAND Flash usage.

**Enumeration values:**

<i>CSL_EMIF_NAND_ECC_START</i>	Start NAND ECC Calculation
<i>CSL_EMIF_NAND_NO_ECC</i>	Do not Start NAND ECC Calculation

## 4.5 Macros

**#define CSL\_EMIF\_HWSETUP\_DEFAULTS**

**Value:**

```
{ \
    CSL_EMIF_SELF_REFRESH_DISABLE, \
    CSL_EMIF_256WORD_8COL_ADDR, \
    CSL_EMIF_1_SDRAM_BANKS, \
    CSL_EMIF_CAS_LATENCY_SET_TO_2, \
    CSL_EMIF_WAIT_POLARITY_HIGH, \
    0x0, \
    CSL_EMIF_16BIT_USAGE, \
    0x0, \
    0x0, \
    0x0, \
    {0,0,0x2,0x01,0x0c,0x0f,0x0}, \
    {0,0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x0B}, \
    { CSL_EMIF_NAND_DISABLE, CSL_EMIF_NAND_NO_ECC } \
}
```

---

## Chapter 5 I2C Module

---

---

---

### Topics

<a href="#">5.1 Overview</a>
------------------------------

<a href="#">5.2 Functions</a>
-------------------------------

<a href="#">5.3 Data Structures</a>
-------------------------------------

<a href="#">5.4 Enumerations</a>
----------------------------------

<a href="#">5.5 Macros</a>
----------------------------

---

## 5.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within I2C module.

The catalog DSP multi-master I2C peripheral provides an interface between a TI DSP device and I2C-bus compatible devices that are connected via the I2C serial bus. External components attached to the I2C bus can serially transmit/receive up to 8-bit data to/from the TI DSP device through the two-wire I2C interface.

The following are I2C features supported:

- Compliance of Philips I2C specification (reference to Philips I2C specification v2.1)
  - Byte format transfer
  - 7 bit and 10-bit device addressing modes
  - General call
  - Start byte
  - Multi-master transmitter/slave receiver mode
  - Multi-master receiver/slave transmitter mode
  - Combined master transmit/receive and receive/transmit mode
  - I2C data transfer rate of from 10kbps up to 400kbps (Philips I2C rate)
- 2 to 7 bit format transfer
- Free data format
- Has one read and one write DMA event that can be used by the DMA
- Has seven interrupts that can be used by the CPU
- Operate with DSP core frequency from 12 MHz up
- Operate with module frequency of 12 MHz
- Interface to V-bus (32-bit synchronously slave bus)
- Module enable/disable capability
- Conform to the Peripheral Design Guide Lines

## 5.2 Functions

This section lists the functions available in the I2C module.

### 5.2.1 CSL\_i2cInit

**CSL\_Status** CSL\_i2cInit ( [CSL\\_I2cContext](#) \* *pContext* )

#### Description

This is the initialization function for the I2C. This function is idempotent in that calling it many times is same as calling it once. This function doesn't affect the H/W.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysinit() must be called.

#### Post Condition

The CSL for I2C is initialized

#### Modifies

None

#### Example

```
CSL_Status      status;
...
status = CSL_i2cInit(NULL);
```

### 5.2.2 CSL\_i2cOpen

[CSL\\_I2cHandle](#) CSL\_i2cOpen ( [CSL\\_I2cObj](#) \* *pI2cObj*,  
**CSL\_InstNum** *i2cNum*,  
[CSL\\_I2cParam](#) \* *pI2cParam*,  
**CSL\_Status** \* *pStatus*  
 )

#### Description

This function populates the peripheral data object for the instance of the [I2C](#) device and returns a handle to the instance. The device can be re-opened anytime after it has been normally closed if

so required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module.

### Arguments

pI2cObj	Pointer to the I2C instance object
i2cNum	Instance of the I2C to be opened
pI2cParam	Pointer to module specific parameters
pStatus	Pointer for returning status of the function call

### Return Value

CSL\_I2CHandle

- Valid I2C instance handle will be returned if status value is equal to CSL\_SOK else CSL\_I2C\_BADHANDLE

### Pre Condition

*CSL\_i2cInit()* must be called successfully.

### Post Condition

1. The status is returned in the status variable. If status returned is

- CSL\_SOK - Open call is successful
- CSL\_ESYS\_INVPARAMS - If invalid parameter passed
- CSL\_ESYS\_FAIL - If invalid instance number

2. I2C object structure is populated

### Modifies

- The status variable
- I2C object structure

### Example

```

CSL_Status      status;
CSL_I2cObj      i2cObj;
CSL_I2CHandle   hI2c;

hI2c = CSL_i2cOpen (&i2cObj,
                   CSL_I2C_0,
                   NULL,
                   &status
                   );

```

## 5.2.3 CSL\_i2cClose

---

**CSL\_Status CSL\_i2cClose** ( [CSL\\_I2cHandle](#) *hI2c* )

**Description**

This function closes the specified instance of I2C.

**Arguments**

<code>hI2c</code>	Handle to the I2C instance
-------------------	----------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - I2C close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling *CSL\_i2cClose()*.

**Post Condition**

The I2C CSL APIs can not be called until the I2C CSL is reopened again using *CSL\_i2cOpen()*.

**Modifies**

CSL\_I2cObj structure values for the instance

**Example**

```

CSL_I2cHandle  hI2c;
CSL_Status    status;
...
status = CSL_i2cClose(hI2c);

```

## 5.2.4 CSL\_i2cHwSetup

**CSL\_Status CSL\_i2cHwSetup** ( [CSL\\_I2cHandle](#) *hI2c*, [CSL\\_I2cHwSetup](#) \* *setup* )

**Description**

This function initializes the device registers with the appropriate values provided through the HwSetup Data structure. After the Setup is completed, the device is ready for operation. For information passed through the HwSetup Data structure, refer *CSL\_i2cHwSetup*.

**Arguments**

<code>hI2c</code>	handle to the I2c instance
<code>setup</code>	Pointer to setup structure that programs I2C

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of hardware setup
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized
- CSL\_ESYS\_BADHANDLE - Invalid CSL handle

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function. The user has to allocate space for and fill in the main setup structure appropriately before calling this function.

**Post Condition**

I2C registers are configured according to the hardware setup parameters.

**Modifies**

I2C registers will be setup according to value passed.

**Example**

```

CSL_i2cHandle  hI2c;
CSL_i2cHwSetup hwSetup;
CSL_Status     status;
...

hwSetup.mode           = CSL_I2C_MODE_MASTER;
hwSetup.dir            = CSL_I2C_DIR_TRANSMIT;
hwSetup.addrMode       = CSL_I2C_ADDRSZ_SEVEN;
.
.
hwSetup.clksetup       = &clksetup;

CSL_i2cHwSetup(hI2c, &hwSetup);

```

## 5.2.5 CSL\_i2cGetHwSetup

```

CSL_Status CSL_i2cGetHwSetup ( CSL\_I2cHandle           hI2c,
                               CSL\_I2cHwSetup *         setup
                               )

```

**Description**

It retrieves the hardware setup parameters of the I2C specified by the given handle.

**Arguments**

hI2c	Handle to the I2C
setup	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful

- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

**Modifies**

Second Parameter setup value

**Example**

```

CSL_I2cHandle   hI2c;
CSL_I2cHwSetup hwSetup;
CSL_Status      status;
...
status = CSL_i2cGetHwSetup(hI2c, &hwSetup);
...

```

## 5.2.6 CSL\_i2cHwControl

```

CSL_Status CSL_i2cHwControl ( CSL\_I2cHandle           hI2c,
                               CSL\_I2cHwControlCmd        cmd,
                               void *                          arg
                               )

```

**Description**

Takes a command of I2C with an optional argument and implements it.

**Arguments**

hI2c	Handle to the I2C instance
cmd	The command to this API indicates the action to be taken on I2C
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

I2C registers are configured according to the command passed

**Modifies**

The hardware registers of I2C.

**Example**

```

CSL_I2cHandle      hI2c;
CSL_I2cHwControlCmd cmd;
void*              arg;
CSL_Status         status;
...
cmd = CSL_I2C_CMD_RESET;
status = CSL_i2cHwControl (hI2c, cmd, &arg);
...

```

## 5.2.7 CSL\_i2cRead

```

CSL_Status CSL_i2cRead ( CSL\_I2cHandle      hI2c,
                        void *          buf
                        )

```

**Description**

Reads the received data from the I2C Data Receive register

**Arguments**

hI2c	Handle of already opened peripheral
buf	Pointer to memory where data will be read and stored

**Return Value**

CSL\_Status

- CSL\_SOK - Data successfully extracted
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

RSFULL flag bit in I2CSTR register is cleared,  
ICRRDY flag bit in I2CSTR register is cleared.

**Modifies**

buf variable holds the received data

**Example**

```

    Uint16      inData;
    CSL_Status   status;
    CSL_I2cHandle hI2c;
    ...
    // I2C object defined and HwSetup structure defined and
    // initialized
    ...

    // Init, Open, HwSetup successfully done in that order
    ...

    status = CSL_i2cRead(hI2c, &inData);

```

### 5.2.8 CSL\_i2cWrite

```

CSL_Status CSL_i2cWrite ( CSL\_I2cHandle hI2c,
                             void * buf
                           )

```

**Description**

Writes the specified data into I2C Data Transmit register.

**Arguments**

hI2c	Handle of already opened peripheral
buf	Pointer to data to be written

**Return Value**

CSL\_Status

- CSL\_SOK - Data successfully written
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

**Post Condition**

XSMT flag bit in I2CSTR register is set ICXRDY flag bit in I2CSTR register is cleared.

**Modifies**

ICDXR register

**Example:**

```

    Uint16      inData;
    CSL_Status   status;

```

```

CSL_I2cHandle hI2c;
...
// I2C object defined and HwSetup structure defined and
  initialized
...

// Init, Open, HwSetup successfully done in that order
...

status = CSL_i2cWwrite(hI2c, &inData);

```

## 5.2.9 CSL\_i2cHwSetupRaw

```

CSL_Status CSL_i2cHwSetupRaw ( CSL\_I2cHandle hI2c,
                                CSL\_I2cConfig * config
                                )

```

### Description

This function configures the icache using the register-values passed through the config-structure.

### Arguments

hI2c	Handle to the I2C
config	Pointer to config structure

### Return Value

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

### Pre Condition

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling this function.

### Post Condition

The registers of the specified I2C instance will be setup according to value passed.

### Modifies

Hardware registers of the specified I2C instance.

### Example

```

CSL_I2cHandle    hI2c;
CSL_I2cConfig    config = CSL_I2C_CONFIG_DEFAULTS;
CSL_Status       status;

status = CSL_i2cHwSetupRaw (hI2c, &config);

```

## 5.2.10 CSL\_i2cGetHwStatus

```

CSL_Status CSL_i2cGetHwStatus ( CSL\_I2cHandle          hI2c,
                                CSL\_I2cHwStatusQuery       query,
                                void *                    response
                                )
    
```

### Description

Gets the status of the different operations of I2C.

### Arguments

hI2c	Handle to the I2C instance
query	The query to this API of I2C that indicates the status to be returned
response	Placeholder to return the status.

### Return Value

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

### Pre Condition

Both *CSL\_i2cInit()* and *CSL\_i2cOpen()* must be called successfully in order before calling *CSL\_i2cGetHwStatus()*.

### Post Condition

None

### Modifies

Third parameter, response value

### Example

```

CSL_I2cHandle          hI2c;
CSL_I2cHwStatusQuery  query;
void*                  response;
CSL_Status              status;
...
status = CSL_Geti2cHwStatus (hI2c, query, &response);
    
```

## 5.2.11 CSL\_i2cGetBaseAddress

```

CSL_Status CSL_i2cGetBaseAddress ( CSL\_InstNum          i2cNum,
    
```

---

[CSL\\_I2cParam](#) \*      *pI2cParam,*  
[CSL\\_I2cBaseAddress](#) \*      *pBaseAddress*

)

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_i2cOpen() function call.

**Arguments**

i2cNum	Specifies the instance of the I2C to be opened
pI2cParam	Module specific parameters
pBaseAddress	Pointer to baseaddress structure containing base address details

**Return Value**

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid.
- CSL\_ESYS\_INVPARAMS Invalid parameter

**Pre Condition**

None

**Post Condition**

Base Address structure is populated.

**Modifies**

1. The status variable
2. Base address structure is modified.

**Example**

```

CSL_Status      status;
CSL_I2cBaseAddress  baseAddress;

...
status = CSL_i2cGetBaseAddress(CSL_I2C_0, NULL, &baseAddress);
...

```

## 5.3 Data Structures

This section lists the data structures available in the I2C module.

### 5.3.1 CSL\_I2cObj

#### Detailed Description

This object contains the reference to the instance of I2C opened using the *CSL\_i2cOpen()*. The pointer to this is passed to all I2C CSL APIs.

#### Field Documentation

##### **CSL\_InstNum CSL\_I2cObj::perNum**

This is the instance of I2C being referred to by this object

##### **CSL\_I2cRegsOvly CSL\_I2cObj::regs**

Base-address of the Configuration registers of I2C.

### 5.3.2 CSL\_I2cParam

#### Detailed Description

I2C specific parameters. Present implementation doesn't have any specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_I2cParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 5.3.3 CSL\_I2cContext

#### Detailed Description

I2C specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### **UInt16 CSL\_I2cContext::contextInfo**

Context information of I2C. The declaration is just a placeholder for future implementation.

### 5.3.4 CSL\_I2cConfig

#### Detailed Description

Config structure of I2C. This is used to configure I2C using *CSL\_HwSetupRaw* function. This is a structure of register values, rather than a structure of register *\*field\** values like *CSL\_I2cHwSetup*.

#### Field Documentation

##### **volatile UInt16 CSL\_I2cConfig::ICCLKH**

I2C Clock Divider High Register

**volatile Uint16 CSL\_I2cConfig::ICCLKL**  
I2C Clock Divider Low Register

**volatile Uint16 CSL\_I2cConfig::ICCNT**  
I2C Data Count Register

**volatile Uint16 CSL\_I2cConfig::ICDXR**  
I2C Data Transmit Register

**volatile Uint16 CSL\_I2cConfig::ICEMDR**  
I2C Extended Mode Register

**volatile Uint16 CSL\_I2cConfig::ICIMR**  
I2C Interrupt Mask Register

**volatile Uint16 CSL\_I2cConfig::ICIVR**  
I2C Interrupt Vector Register

**volatile Uint16 CSL\_I2cConfig::ICMDR**  
I2C Mode Register

**volatile Uint16 CSL\_I2cConfig::ICOAR**  
I2C Own Address Register

**volatile Uint32 CSL\_I2cConfig::ICPDCLR**  
I2C Pin Data Clear Register

**volatile Uint32 CSL\_I2cConfig::ICPDIR**  
I2C Pin Direction Register

**volatile Uint32 CSL\_I2cConfig::ICPDOUT**  
I2C Pin Data Out Register

**volatile Uint32 CSL\_I2cConfig::ICPDSET**  
I2C Pin Data Set Register

**volatile Uint32 CSL\_I2cConfig::ICPFUNC**  
I2C Pin Function Register

**volatile Uint16 CSL\_I2cConfig::ICPSC**  
I2C Prescaler Register

**volatile Uint16 CSL\_I2cConfig::ICSAR**  
I2C Slave Address Register

**volatile Uint16 CSL\_I2cConfig::ICSTR**  
I2C Status Register

### 5.3.5 CSL\_I2cClkSetup

#### Detailed Description

This has all the fields required to configure the I2C clock.

---

**Field Documentation**
**Uint16 CSL\_I2cClkSetup::clkhighdiv**

High time period of the clock

**Uint16 CSL\_I2cClkSetup::clklowdiv**

Low time period of the clock

**Uint16 CSL\_I2cClkSetup::prescalar**

Prescalar to the input clock

### 5.3.6 CSL\_I2cHwSetup

**Detailed Description**

This has all the fields required to configure I2C at Power Up (After a Hardware Reset) or a Soft Reset.

This structure is used to setup or obtain existing setup of I2C using *CSL\_i2cHwSetup()* and *CSL\_i2cGetHwSetup()* functions respectively.

**Field Documentation**
**Uint16 CSL\_I2cHwSetup::ackMode**

ACK mode while receiver: 0==> ACK Mode, 1==> NACK Mode

**Uint16 CSL\_I2cHwSetup::addrMode**

Addressing Mode: 0==> 7-bit Mode, 1==> 10-bit Mode

**Uint16 CSL\_I2cHwSetup::bcm**

I2C Backward Compatibility Mode: 0==> Not compatible, 1==> Compatible

**[CSL\\_I2cClkSetup](#)\* CSL\_I2cHwSetup::clksetup**

Prescalar, Clock Low Time and Clock High Time for Clock Setup

**Uint16 CSL\_I2cHwSetup::dir**

Transmitter Mode or Receiver Mode: 1==> Transmitter Mode, 0 ==> Receiver Mode

**Uint16 CSL\_I2cHwSetup::freeDataFormat**

Free Data Format of I2C: 0==>Free data format disable, 1==> Free data format enable

**Uint16 CSL\_I2cHwSetup::inten**

Interrupt Enable mask. The mask can be for one interrupt or for multiple interrupts.

**Uint16 CSL\_I2cHwSetup::loopBackMode**

DLBack mode of I2C (master tx-er only): 0==> No loopback, 1==> Loopback Mode

**Uint16 CSL\_I2cHwSetup::mode**

Master or Slave Mode: 1==> Master Mode, 0==> Slave Mode

**Uint16 CSL\_I2cHwSetup::ownaddr**

Address of the own device

**Uint16 CSL\_I2cHwSetup::repeatMode**

Repeat Mode of I2C: 0==> No repeat mode 1==> Repeat mode

---

**Uint16 CSL\_I2cHwSetup::resetMode**

I2C Reset Mode: 0==> Reset, 1==> Out of reset

**Uint16 CSL\_I2cHwSetup::runMode**

Run mode of I2C: 0==> No Free Run, 1==> Free Run mode

**Uint16 CSL\_I2cHwSetup::sttbyteen**

Start Byte Mode: 1 ==> Start Byte Mode, 0 ==> Normal Mode

### 5.3.7 CSL\_I2cBaseAddress

**Detailed Description**

This will have the base-address information for the peripheral instance.

**Field Documentation****CSL\_I2cRegsOvly CSL\_I2cBaseAddress::regs**

Base-address of the Configuration registers of I2C.

## 5.4 Enumerations

This section lists the enumerations available in the I2C module.

### 5.4.1 CSL\_I2cHwControlCmd

#### enum CSL\_I2cHwControlCmd

Enumeration for queries passed to *CSL\_i2cHwControl()*.

This is used to select the commands to control the operations existing setup of I2C. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_I2C_CMD_ENABLE</i>	Enable the I2C. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_CONFIG_AS_GPIO</i>	Configure the I2C pins as GPIO. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_RESET</i>	Reset command to the I2C. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_OUTOFRESET</i>	Bring the I2C out of reset. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_CLEAR_STATUS</i>	Clear all the status bits that are set. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_SET_SLAVE_ADDR</i>	Set the address of the Slave device. <b>Parameters:</b> (Uint16 *)
<i>CSL_I2C_CMD_SET_DATA_COUNT</i>	Set the Data Count. <b>Parameters:</b> (Uint16 *)
<i>CSL_I2C_CMD_START</i>	Set the start condition. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_STOP</i>	Set the stop condition. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_DIR_TRANSMIT</i>	Set the transmission mode. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_DIR_RECEIVE</i>	Set the receiver mode. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_RM_ENABLE</i>	Set the Repeat Mode. <b>Parameters:</b> (None)

---

<i>CSL_I2C_CMD_RM_DISABLE</i>	Disable the Repeat Mode. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_DLB_ENABLE</i>	Set the loop back mode. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_DLB_DISABLE</i>	Set the loop back mode. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_INTR_ENABLE</i>	Unmask all interrupts. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_INTR_DISABLE</i>	Mask all interrupts. <b>Parameters:</b> (None)
<i>CSL_I2C_CMD_SET_OWN_ADDR</i>	Set the own address. <b>Parameters:</b> (Uint16 *)
<i>CSL_I2C_CMD_SET_CLOCK</i>	Set the Clock. <b>Parameters:</b> (CSL_I2cClkSetup *)
<i>CSL_I2C_CMD_SET_MODE</i>	Set the mode(Master/Slave) <b>Parameters:</b> (Uint16 *)

## 5.4.2 CSL\_I2cHwStatusQuery

### enum CSL\_I2cHwStatusQuery

Enumeration for queries passed to *CSL\_i2cGetHwStatus()*.

This is used to get the status of different operations or to get the existing setup of I2C.

#### Enumeration values:

<i>CSL_I2C_QUERY_CLOCK_SETUP</i>	Get current clock setup parameters. <b>Parameters:</b> (CSL_I2cClkSetup*)
<i>CSL_I2C_QUERY_BUS_BUSY</i>	Get the Bus Busy status information. <b>Parameters:</b> (Uint16*)
<i>CSL_I2C_QUERY_RX_RDY</i>	Get the Receive Ready status information. <b>Parameters:</b> (Uint16*)
<i>CSL_I2C_QUERY_TX_RDY</i>	Get the Transmit Ready status information. <b>Parameters:</b> (Uint16*)
<i>CSL_I2C_QUERY_ACS_RDY</i>	Get the Register Ready status information. <b>Parameters:</b> (Uint16* )
<i>CSL_I2C_QUERY_SCD</i>	Get the Stop Condition Data bit information.

---

<i>CSL_I2C_QUERY_AD0</i>	<p><b>Parameters:</b> (<i>Uint16*</i>)</p> <p>Get the Address Zero Status (General Call) detection status.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_RSFULL</i>	<p>Get the Receive overflow status information.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_XSMT</i>	<p>Get the Transmit underflow status information.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_AAS</i>	<p>Get the Address as Slave bit information.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_AL</i>	<p>Get the Arbitration Lost status information.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_RDONE</i>	<p>Get the Reset Done status bit information.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_BITCOUNT</i>	<p>Get no of bits of next byte to be received or transmitted.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_INTCODE</i>	<p>Get the interrupt code for the interrupt that occurred.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_REV</i>	<p>Get the revision level of the I2C.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_CLASS</i>	<p>Get the class of the peripheral.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_TYPE</i>	<p>Get the type of the peripheral.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_SDIR</i>	<p>Get the slave direction.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>
<i>CSL_I2C_QUERY_NACKSNT</i>	<p>Get the acknowledgement status.</p> <p><b>Parameters:</b> (<i>Uint16*</i>)</p>

---

## 5.5 Macros

**#define CSL\_I2C\_ACK\_DISABLE (1)**

For enabling the tx of a NACK to the TX-ER, while in the RECEIVER mode

**#define CSL\_I2C\_ACK\_ENABLE (0)**

For enabling the tx of a ACK to the TX-ER, while in the RECEIVER mode

**#define CSL\_I2C\_ACS\_NOT\_READY (0)**

For indicating that the Access ready signal is low

**#define CSL\_I2C\_ACS\_READY (1)**

For indicating that the Access ready signal is high

**#define CSL\_I2C\_ADDRSZ\_SEVEN (0)**

For setting the 7-bit Addressing Mode for I2C

**#define CSL\_I2C\_ADDRSZ\_TEN (1)**

For setting the 10-bit Addressing Mode

**#define CSL\_I2C\_ARBITRATION\_LOST (1)**

For indicating Arbitration Lost signal is set

**#define CSL\_I2C\_BCM\_DISABLE (0)**

For disabling the Backward Compatibility mode of I2C

**#define CSL\_I2C\_BCM\_ENABLE (1)**

For enabling the Backward Compatibility mode of I2C

**#define CSL\_I2C\_BUS\_BUSY (1)**

For indicating that the bus is busy

**#define CSL\_I2C\_BUS\_NOT\_BUSY (0)**

For indicating that the bus is not busy

**#define CSL\_I2C\_CLEAR\_AL 0x1**

Clear the Arbitration Lost status bit

**#define CSL\_I2C\_CLEAR\_ARDY 0x4**

Clear the Register access ready status bit

**#define CSL\_I2C\_CLEAR\_NACK 0x2**

Clear the No acknowledge status bit

**#define CSL\_I2C\_CLEAR\_RRDY 0x8**

Clear the Receive ready status bit

**#define CSL\_I2C\_CLEAR\_SCD 0x20**

Clear the Stop Condition Detect status bit

**#define CSL\_I2C\_CLEAR\_XRDY 0x10**

Clear the Transmit ready status bit

---

**#define CSL\_I2C\_CONFIG\_DEFAULTS**
**Value:**

```
{
    \
    CSL_I2C_I2COAR_RESETVAL, \
    CSL_I2C_I2CIMR_RESETVAL, \
    CSL_I2C_I2CSTR_RESETVAL, \
    CSL_I2C_I2CCLKL_RESETVAL, \
    CSL_I2C_I2CCLKH_RESETVAL, \
    CSL_I2C_I2CCNT_RESETVAL, \
    CSL_I2C_I2CSAR_RESETVAL, \
    CSL_I2C_I2CDXR_RESETVAL, \
    CSL_I2C_I2CMDR_RESETVAL, \
    CSL_I2C_I2CIVR_RESETVAL, \
    CSL_I2C_I2CEMDR_RESETVAL, \
    CSL_I2C_I2CPSC_RESETVAL, \
    CSL_I2C_I2CPFUNC_RESETVAL, \
    CSL_I2C_I2CPDIR_RESETVAL, \
    CSL_I2C_I2CPDOUT_RESETVAL, \
    CSL_I2C_I2CPDSET_RESETVAL, \
    CSL_I2C_I2CPDCLR_RESETVAL \
}
```

Default Values for Config structure

**#define CSL\_I2C\_DIR\_RECEIVE (0)**

For setting the RECEIVER Mode for I2C

**#define CSL\_I2C\_DIR\_TRANSMIT (1)**

For setting the TRANSMITTER Mode for I2C

**#define CSL\_I2C\_DLB\_DISABLE (0)**

For disabling DLB mode of I2C (applicable only in case of MASTER TX-ER)

**#define CSL\_I2C\_DLB\_ENABLE (1)**

For enabling DLB mode of I2C (applicable only in case of MASTER TX-ER)

**#define CSL\_I2C\_FDF\_DISABLE (0)**

For disabling the Free Data Format of I2C

**#define CSL\_I2C\_FDF\_ENABLE (1)**

For enabling the Free Data Format of I2C

**#define CSL\_I2C\_FREE\_MODE\_DISABLE (0)**

For disabling the free run mode of the I2C

**#define CSL\_I2C\_FREE\_MODE\_ENABLE (1)**

For enabling the free run mode of the I2C

**#define CSL\_I2C\_IRS\_DISABLE (1)**

For taking the I2C out of Reset

**#define CSL\_I2C\_IRS\_ENABLE (0)**

For putting the I2C in Reset

**#define CSL\_I2C\_MODE\_MASTER (1)**

For setting the MASTER Mode for I2C

**#define CSL\_I2C\_MODE\_SLAVE (0)**  
For setting the SLAVE Mode for I2C

**#define CSL\_I2C\_RECEIVE\_OVERFLOW (1)**  
For indicating Receive Overflow signal is set

**#define CSL\_I2C\_REPEAT\_MODE\_DISABLE (0)**  
For disabling the Repeat Mode of the I2C

**#define CSL\_I2C\_REPEAT\_MODE\_ENABLE (1)**  
For enabling the Repeat Mode of the I2C

**#define CSL\_I2C\_RESET\_DONE (1)**  
For indicating the completion of Reset

**#define CSL\_I2C\_RESET\_NOT\_DONE (0)**  
For indicating the non-completion of Reset

**#define CSL\_I2C\_RX\_NOT\_READY (0)**  
For indicating that the Receive ready signal is low

**#define CSL\_I2C\_RX\_READY (1)**  
For indicating that the Receive ready signal is high

**#define CSL\_I2C\_SINGLE\_BYTE\_DATA (1)**  
For indicating Single Byte Data signal is set

**#define CSL\_I2C\_STB\_DISABLE (0)**  
For Disabling the Start Byte Mode for I2C (Normal Mode)

**#define CSL\_I2C\_STB\_ENABLE (1)**  
For Enabling the Start Byte Mode for I2C

**#define CSL\_I2C\_TRANSMIT\_UNDERFLOW (1)**  
For indicating Transmit Underflow signal is set

**#define CSL\_I2C\_TX\_NOT\_READY (0)**  
For indicating that the Transmit Ready signal is low

**#define CSL\_I2C\_TX\_READY (1)**  
For indicating that the Transmit Ready signal is high

---

## Chapter 6 ICACHE Module

---

---

---

### Topics

<a href="#">6. 1 Overview</a>
-------------------------------

<a href="#">6. 2 Functions</a>
--------------------------------

<a href="#">6. 3 Data Structures</a>
--------------------------------------

<a href="#">6. 4 Enumerations</a>
-----------------------------------

<a href="#">6. 5 Macros</a>
-----------------------------

## **6.1 Overview**

This chapter describes the Functions, Data Structures, Enumerations and Macros within ICACHE module.

The L1P Instruction Cache is designed to be direct-mapped and 32KB in size with a line size of 32 bytes. This corresponds to 1024 lines in the cache.

## 6.2 Functions

This section lists the functions available in the ICACHE module.

### 6.2.1 CSL\_icacheInit

**CSL\_Status** CSL\_icacheInit ( [CSL\\_IcacheContext](#) \* *pContext* )

#### Description

This is the initialization function for the icache CSL. This function needs to be called before any other icache CSL functions are called. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

<i>pContext</i>	Pointer to module-context. As ICACHE doesn't have any context based information user is expected to pass NULL.
-----------------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysinit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status      status;
...
status = CSL_icacheInit(NULL);
...

```

### 6.2.2 CSL\_icacheOpen

[CSL\\_IcacheHandle](#) CSL\_icacheOpen ( [CSL\\_IcacheObj](#) \* *plcacheObj*,  
**CSL\_InstNum** *icacheNum*,  
[CSL\\_IcacheParam](#) \* *param*,  
**CSL\_Status** \* *pStatus*  
 )

#### Description

This Function populates the peripheral data object for the instance and returns handle to it.

---

**Arguments**

<code>pIcacheObj</code>	Pointer to the data object for icache instance
<code>icacheNum</code>	Specifies the instance of the icache to be opened
<code>pIcacheParam</code>	Module specific parameter for icache instance
<code>pStatus</code>	Status of the function call

**Return Value**
**CSL\_IcacheHandle**

Valid icache handle will be returned if status value is equal to `CSL_SOK`.

**Pre Condition**

I-cache module has to be initialized.

**Post Condition**

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` Open call is successful
- `CSL_ESYS_FAIL` Open call failed

2. Icache object structure is populated.

**Modifies**

1. The status variable
2. The data object for the instance

**Example**

```

CSL_Status      status;
CSL_IcacheObj   icacheObj;
CSL_IcacheHandle hIcache;
...
hIcache = CSL_IcacheOpen (&icacheObj, CSL_ICACHE, NULL, &status);
...

```

### 6.2.3 CSL\_icacheClose

**CSL\_Status CSL\_icacheClose**                    ( [CSL\\_IcacheHandle](#)                    *hIcache*                    )

**Description**

This function releases the instance of the icache.

**Arguments**

<code>hIcache</code>	Handle to the icache instance
----------------------	-------------------------------

**Return Value**
**CSL\_Status**

- `CSL_SOK` - Close successful

- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

icache would have opened properly.

**Post Condition**

Icache instance is closed and its usage is illegal until next open.

**Modifies**

peripheral data object

**Example**

```

CSL_IcacheHandle    hIcache;
...
status = CSL_icacheClose(hIcache);
...

```

## 6.2.4 CSL\_icacheHwSetupRaw

**CSL\_Status** CSL\_icacheHwSetupRaw ( [CSL\\_IcacheHandle](#) *hIcache*,  
[CSL\\_IcacheConfig](#) \* *icacheConfig*  
)

**Description**

This function configures the icache using the register-values passed through the config-structure

**Arguments**

hIcache	Pointer to the data object for icache instance
icacheConfig	Pointer to config structure that contains the information to program the icache to a useful state

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid configuration parameters

**Pre Condition**

icache should have opened properly.

**Post Condition**

The registers of the specified icache instance is setup according to value passed.

**Modifies**

Hardware registers of the specified icache instance.

**Example**

```

CSL\_IcacheHandle    hIcache;
CSL\_IcacheConfig   icacheConfig;
CSL_Status           status;
...
status = CSL_icacheHwSetupRaw (hIcache, &icacheConfig);
...

```

## 6.2.5 CSL\_icacheHwSetup

```

CSL_Status CSL_icacheHwSetup ( CSL\_IcacheHandle    hIcache,
                               CSL\_IcacheHwSetup *   hwSetup
                               )

```

**Description**

This function initializes the L1P I-cache hardware to a known state.

**Arguments**

hIcache	Handle to the L1P I-cache instance
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

CSL\_icacheInit () and CSL\_icacheOpen () must be called.

**Post Condition**

The hardware set up structure will be populated with values for the setup parameters.

**Modifies**

Hardware registers

**Example**

```

CSL_IcacheHandle    hIcache;
CSL_IcacheHwSetup   icacheHwsetup;
CSL_Status           status;
icacheHwsetup = CSL_ICACHE_HWSETUP_DEFAULTS;
...
CSL_icacheHwSetup (hIcache, &icacheHwsetup);
...

```

## 6.2.6 CSL\_icacheHwControl

```

CSL_Status CSL_icacheHwControl ( CSL\_IcacheHandle          hIcache,
                                CSL\_IcacheHwControlCmd       cmd,
                                void *                          cmdArg
                                )

```

### Description

This function is used for controlling the L1P I-cache instance. It accepts the commands and data to configure/control the hardware. Some commands do not need any data.

### Arguments

<code>hIcache</code>	Handle to the L1P I-cache instance
<code>cmd</code>	Command to be executed
<code>cmdArg</code>	Data pointer corresponding to command

### Return Value

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

### Pre Condition

icache should have been opened properly.

### Post Condition

1. The status is returned. If status returned is

- CSL\_SOK Command successful
- CSL\_ESYS\_BADHANDLE Invalid handle
- CSL\_ESYS\_INVCMD Invalid command

2. Appropriate hardware parameters are configured based on the command.

### Modifies

Hardware registers

### Example

```

CSL_Status          status;
CSL_IcacheHandle   hIcache;

...
status = CSL_icacheHwControl (hIcache,
                              CSL_ICACHE_CMD_CACHE_ENABLE,
                              NULL);
...

```

## 6.2.7 CSL\_icacheGetHwStatus

```

CSL_Status CSL_icacheGetHwStatus ( CSL\_IcacheHandle      hIcache,
                                   CSL\_IcacheHwStatusQuery myQuery,
                                   void *                               response
                                   )

```

### Description

This function is for querying the hardware status. It accepts the query and populates the data structure passed with the corresponding hardware status.

### Arguments

<code>hIcache</code>	Handle to the DSP I-cache instance
<code>myQuery</code>	Query to be performed
<code>response</code>	Pointer to data structure to hold the status information

### Return Value

CSL\_Status

- CSL\_SOK - Query successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query
- CSL\_ESYS\_INVPARAMS - Invalid parameters

### Pre Condition

CSL\_icacheInit () and CSL\_icacheOpen () must be called.

### Post Condition

1. The status is returned. If status returned is

- CSL\_SOK Query is successful
- CSL\_ESYS\_BADHANDLE Invalid handle
- CSL\_ESYS\_INVQUERY Invalid query

2. The status information is copied to the corresponding data structure.

### Modifies

Data structure pointed by response

### Example

```

CSL_Status      status;
CSL_IcacheMode  modarg;
CSL_IcacheHandle hIcache;
...

```

```

        status = CSL_icacheGetHwStatus (hIcache,
                                        CSL_ICACHE_QUERY_MODE,
                                        (void*) &modarg);
        ...

```

## 6.2.8 CSL\_icacheGetHwSetup

```

CSL_Status CSL_icacheGetHwSetup ( CSL\_IcacheHandle      hIcache,
                                   CSL\_IcacheHwSetup * hwSetup
                                   )

```

### Description

It retrieves the hardware setup parameters of the I-cache module specified by the given handle.

### Arguments

hIcache	Handle to the instance of I-cache
hwSetup	Pointer to the hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameters

### Pre Condition

icache would have opened properly.

### Post Condition

The hardware setup structure is populated with the hardware setup parameters.

### Modifies

hwSetup variable

### Example

```

        CSL_IcacheHandle  hIcache;
        CSL_IcacheHwSetup hwSetup;
        CSL_Status        status;
        ...
        status = CSL_icacheGetHwSetup(hIcache, &hwSetup);
        ...

```

## 6.2.9 CSL\_icacheGetBaseAddress

```

CSL_Status CSL_icacheGetBaseAddress ( CSL_InstNum      icacheNum,

```

[CSL\\_IcacheParam](#) \*      *pIcacheParam,*  
[CSL\\_IcacheBaseAddress](#) \*    *pBaseAddress*

)

### Description

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_icacheOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMR's go to an alternate location.

### Arguments

icacheNum	Specifies the instance of the Icache to be opened
pIcacheParam	Module specific parameters
pBaseAddress	Pointer to baseaddress structure containing base address details

### Return Value

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid

### Pre Condition

None

### Post Condition

Base Address structure is populated

### Modifies

Base address structure is modified

### Example

```

CSL_Status          status;
CSL_IcacheBaseAddress  baseAddress;
...
status = CSL_icacheGetBaseAddress(CSL_ICACHE, NULL,
                                &baseAddress);
...

```

---

## 6.3 Data Structures

This section lists the data structures available in the ICACHE module.

### 6.3.1 CSL\_IcacheObj

#### Detailed Description

L1P ICACHE data object.

#### Field Documentation

##### **CSL\_InstNum CSL\_IcacheObj::icacheNum**

icache instance

##### **CSL\_IcacheRegsOvly CSL\_IcacheObj::regs**

Pointer to the I-CACHE Register Overlay structure

### 6.3.2 CSL\_IcacheParam

#### Detailed Description

Icache Module specific parameters. Present implementation doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_IcacheParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 6.3.3 CSL\_IcacheContext

#### Detailed Description

Icache module specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### **UInt16 CSL\_IcacheContext::contextInfo**

Context information of Icache. The declaration is just a placeholder for future implementation.

### 6.3.4 CSL\_IcacheConfig

#### Detailed Description

Icache Config structure.

#### Field Documentation

##### **volatile UInt32 CSL\_IcacheConfig::CSR**

Variable which holds the value for Control and Status register. Here it is used to read and write the PCC field that corresponds to the icache mode.

---

**volatile Uint32 CSL\_IcacheConfig::MEMCSR**

Variable which holds the value for Memory Control and Status register. Here it is used to read and write the P field that determines the priority between CSP Slave port and L1P cache for RAM access.

### 6.3.5 CSL\_IcacheHwSetup

**Detailed Description**

This structure is used to provide I-cache setup parameters to the function CSL\_icacheHwSetup.

**Field Documentation****[CSL\\_IcacheMode](#) CSL\_IcacheHwSetup::mode**

The operating modes of the cache are CACHE ENABLE, CACHE FREEZE and CACHE BYPASS

**[CSL\\_IcachePrio](#) CSL\_IcacheHwSetup::ramAccessPrio**

Determines the priority for RAM access between I-Cache and CSP Slave port

### 6.3.6 CSL\_IcacheBaseAddress

**Detailed Description**

This contains the base-address information for the peripheral instance.

**Field Documentation****CSL\_IcacheRegsOvly CSL\_IcacheBaseAddress::regs**

Base-address of the Configuration registers of the peripheral

## 6.4 Enumerations

This section lists the enumerations available in the ICACHE module.

### 6.4.1 CSL\_IcacheMode

#### enum CSL\_IcacheMode

This enum is used to convey the information of the operating mode to be set using hardware control commands or the value returned using status query commands.

#### Enumeration values:

<i>CSL_ICACHE_MODE_CACHE_ENABLE</i>	For the hardware control commands, this enumeration value is used to set the mode parameter associated with the control command. For status query commands this enumeration value tells that queried field is set cache enabled.
<i>CSL_ICACHE_MODE_CACHE_FREEZE</i>	For the hardware control commands, this enumeration value is used to set the mode parameter associated with the control command. For status query commands, this enumeration value tells that queried field is set cache frozen.
<i>CSL_ICACHE_MODE_CACHE_BYPASS</i>	For the hardware control commands, this enumeration value is used to set the mode parameter associated with the control command. For status query commands this enumeration value tells that queried field is set cache bypassed.

### 6.4.2 CSL\_IcachePrio

#### enum CSL\_IcachePrio

This enum is used to convey the information regarding RAM access priority to be set using hardware control commands or the value returned using status query commands.

#### Enumeration values:

<i>CSL_ICACHE_PRIO_CACHE</i>	RAM access priority for I-Cache
<i>CSL_ICACHE_PRIO_CSP</i>	RAM access priority for CSP slave port

### 6.4.3 CSL\_IcacheWait

#### enum CSL\_IcacheWait

This enum is used to issue a wait till the cache operation is complete in accordance with the hardware control command.

#### Enumeration values:

<i>CSL_ICACHE_NO_WAIT</i>	Return immediately without any wait
<i>CSL_ICACHE_WAIT</i>	Wait till the cache operation is done

### 6.4.4 CSL\_IcacheHwStatusQuery

#### enum CSL\_IcacheHwStatusQuery

---

Status query commands that are supported by the L1P I-cache CSL.

**Enumeration values:**

<i>CSL_ICACHE_QUERY_MODE</i>	Gets the current configured value PCC field of CSR register. <b>Parameters:</b> <i>(CSL_IcacheMode *)</i>
<i>CSL_ICACHE_QUERY_INV_WORDCNT</i>	Gets the current value of the Invalidate Word Count field in the L1PICR register. <b>Parameters:</b> <i>(CSL_IcacheCount*)</i>
<i>CSL_ICACHE_QUERY_INV_STARTADDR</i>	Gets the current value of the Invalidate Start Address field in the L1PSAR register. <b>Parameters:</b> <i>(CSL_IcacheAddr*)</i>
<i>CSL_ICACHE_QUERY_INV_CACHE</i>	Gets the current value of the IP field in the L1PICR register. <b>Parameters:</b> <i>(Uint8 *)</i>
<i>CSL_ICACHE_QUERY_PRIO</i>	Get the priority setting in P bit of MEMCSR. <b>Parameters:</b> <i>(CSL_IcachePrio*)</i>

## 6.4.5 CSL\_IcacheHwControlCmd

**enum CSL\_IcacheHwControlCmd**

Enumeration for L1P ICACHE Control commands.

**Enumeration values:**

<i>CSL_ICACHE_CMD_CACHE_ENABLE</i>	Command for enabling L1P I-cache. <b>Parameters:</b> <i>None</i>
<i>CSL_ICACHE_CMD_CACHE_FREEZE</i>	Command for freezing I-cache. <b>Parameters:</b> <i>None</i>
<i>CSL_ICACHE_CMD_CACHE_BYPASS</i>	Command for bypassing I-cache. <b>Parameters:</b> <i>None</i>
<i>CSL_ICACHE_CMD_INV_STARTADDR</i>	Command for setting the start address for the cache region to be invalidated. <b>Parameters:</b> <i>CSL_IcacheAddr</i>
<i>CSL_ICACHE_CMD_INV_BYTECNT</i>	Command for setting the number of words to be invalidated starting from the Start Address. User needs to make a delay for the invalidation; if required. <b>Parameters:</b> <i>CSL_IcacheCount*</i>
<i>CSL_ICACHE_CMD_INV_CACHELINE</i>	Command for invalidating a specific I-cache line in

---

<i>CSL_ICACHE_CMD_INV_CACHE</i>	<p>L1P I-cache. User needs to make a delay for the invalidation; if required.</p> <p><b>Parameters:</b></p> <p><i>CSL_IcacheAddr</i></p> <p>Command for invalidating the entire L1P I-cache. User can make a request to wait until the invalidation completes along with the control command.</p> <p><b>Parameters:</b></p> <p><i>CSL_IcacheWait*</i></p>
---------------------------------	---

## 6.5 Macros

**#define CSL\_ICACHE\_HWSETUP\_DEFAULTS**

**Value:**

```
{ \
    CSL_ICACHE_MODE_CACHE_ENABLE, \
    CSL_ICACHE_PRIO_CSP      \
}
```

The default value for CSL\_IcacheHwSetup structure

- Cache Mode - Cache enable
- Priority for RAM access - CSP.

---

## Chapter 7 INTC Module

---

---

---

### Topics

<a href="#">7.1 Overview</a>
------------------------------

<a href="#">7.2 Functions</a>
-------------------------------

<a href="#">7.3 Data Structures</a>
-------------------------------------

<a href="#">7.4 Enumerations</a>
----------------------------------

<a href="#">7.5 Macros</a>
----------------------------

---

## 7.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within INTC module.

The Octave Mega module CPU supports 16 prioritized interrupts which are controlled by Interrupt Controller.

The registers that constitute the interrupt controller module are

- Interrupt Enable Register - Enables/Disables the interrupts individually
- Interrupt Flag Register - Indicates the occurrence of interrupts
- Interrupt set Register - Sets the interrupt flags in the Interrupt Flag Register
- Interrupt Clear Register - Clears the interrupt flags in the Interrupt Flag Register
- Interrupt Service Table Pointer – Pointer to the Interrupt Vector Table

Non Maskable Interrupt Return Pointer – Holds the return address to the location after the servicing of the non maskable interrupt

Interrupt Return Pointer - Holds the return address to the location after the servicing of the maskable interrupt.

## 7.2 Functions

This section lists the functions available in the INTC module.

### 7.2.1 CSL\_intcInit

**CSL\_Status** CSL\_intcInit ( [CSL\\_IntcContext](#) \* *pContext* )

**Description** This API performs any module-specific initialization. CSL\_intcInit(..) must be invoked before calling any other API in the INTC module.

#### Arguments

<i>pContext</i>	pointer to the intc context memory allocated by the user
-----------------	--

#### Return Value

CSL\_Status

- CSL\_SOK - returns on success
- CSL\_ESYS\_ALREADY\_INITIALIZED - if initialized

#### Pre Condition

CSL\_sysinit() must be called.

Memory has to be allocated and filled for the context variable.

#### Post Condition

Intc module is initialized.

#### Modifies

None

#### Example:

```

...
if ((CSL_intcInit() != CSL_SOK) &&
    (CSL_intcInit() != CSL_ESYS_ALREADY_INITIALIZED)) {
    //module initialization failed! //
}

```

### 7.2.2 CSL\_intcOpen

[CSL\\_IntcHandle](#) CSL\_intcOpen ( [CSL\\_IntcObj](#) \* *intcObj*,  
 CSL\_IntcEventId *eventId*,  
 CSL\_IntcParams \* *params*,  
 CSL\_Status \* *status*  
 )

---

**Description**

The API would reserve an interrupt-event for use. It returns a valid handle to the event only if the event is not currently allocated. The user could release the event after use by calling `CSL_intcClose()`. The CSL-object ('intcObj') that the user passes would be used to store information pertaining handle.

**Arguments**

<code>pIntcObj</code>	Pointer to the CSL-object allocated by the user
<code>eventId</code>	The event-id of the interrupt
<code>params</code>	Module specific parameter
<code>pStatus</code>	(Optional) pointer for returning status of the function call

**Return Value**

`CSL_IntcHandle`

Valid INTC handle identifying the event

**Pre Condition**

1. INTC module must be initialized properly.
2. Memory allocated for obj structure

**Post Condition**

1. INTC object structure is populated
2. The status is returned in the status variable. If status returned is
  - `CSL_SOK` Valid intc handle is returned
  - `CSL_ESYS_FAIL` The open command failed

**Modifies**

1. The status variable
2. INTC object structure

**Example:**

```

CSL_IntcObj    intcObj;
CSL_IntcHandle hIntc;
CSL_Status    openStatus;

hIntc = CSL_intcOpen(&intcObj, CSL_INTC_EVENTID_I2C, NULL,
                    NULL);
if (openStatus != CSL_SOK)
{
    // open failed //
}

```

## 7.2.3 CSL\_intcClose

`CSL_Status CSL_intcClose` ( [CSL\\_IntcHandle](#) `hIntc` )

**Description**

Releases an allocated event. `CSL_intcClose()` must be called to release an event that has been previously allocated with a call to `CSL_intcOpen()`.

**Arguments**

<code>hIntc</code>	Handle identifying the event
--------------------	------------------------------

**Return Value**

`CSL_Status`

- `CSL_SOK` - Close successful
- `CSL_ESYS_FAIL` - Close failed

**Pre Condition**

1. INTC module must have been initialized properly.
2. Event must have been opened.

**Post Condition**

1. CPU interrupt could be used again.
2. The status is returned in the status variable.

**Modifies**

The status variable

**Example**

```

CSL_IntcHandle    hIntc;
CSL_Status        status;
...

status = CSL_intcClose(hIntc);
if (status != CSL_SOK) {
    /* close failed! */
}
...

```

## 7.2.4 CSL\_intcHwSetup

`CSL_Status CSL_intcHwSetup` ( [CSL\\_IntcHandle](#) *hIntc*,  
[CSL\\_IntcHwSetup](#) \* *setup*  
)

**Description**

`CSL_intcHwSetup ()` API is used to configure the interrupt controller for the event identified by the handle. The user must instantiate and initialize a setup-structure with appropriate configuration parameters before passing it to the function. As no setup parameters are identified for C672x\DA7xx INTC, this is a dummy API.

**Arguments**

hIntc	Handle to the INTC instance
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - always return

**NOTE:**

In C672x\DA7xx CSL\_intcHwSetup() is a function which does nothing as no h/w configuration is to be done.

**Pre Condition**

1. INTC module must have been initialized properly.
2. Event must have been opened.

**Post Condition**

None

**Modifies**

None

**Example:**

```

CSL_IntcHandle hIntc;
CSL_Status     status;
CSL_IntcHwSetup setup
...
/* Here just pass the CSL_IntcHwSetup* as NULL */
CSL_intcHwSetup(hIntc, &setup);
...

```

## 7.2.5 CSL\_intcHwControl

```

CSL_Status CSL_intcHwControl ( CSL\_IntcHandle           hIntc,
                               CSL\_IntcHwControlCmd       controlCommand,
                               void *                          commandArg
                               )

```

**Description**

This API is used to invoke any of the supported control-operations supported by the module.

Note: Refer to the control-command documentation for details on the parameter (if any) that a specific command accepts.

**Arguments**

hIntc	Handle identifying the event
-------	------------------------------

controlCommand	The command to this API indicates the action to be taken on INTC.
commandArg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - HwControl successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

**Pre Condition**

INTC should be initialized and opened properly.

**Post Condition**

None

**Modifies**

The hardware registers of INTC.

**Example:**

```

CSL_IntcHandle  hIntc;
CSL_Status      status;
...
status CSL_intcHwControl(hIntc, CSL_INTC_CMD_EVTSET, NULL);
...

```

## 7.2.6 CSL\_intcGetHwStatus

```

CSL_Status CSL_intcGetHwStatus ( CSL\_IntcHandle          hIntc,
                                  CSL\_IntcHwStatusQuery    myQuery,
                                  void *                          answer
                                  )

```

**Description**

The CSL\_intcGetHwStatus() API could be used to retrieve status or configuration information from the peripheral. The user must allocate an object that would hold the retrieved information and pass a pointer to it to the function. The type of the object is specific to the query-command.

**Arguments**

hIntc	Handle identifying the event
myQuery	The query to this API of INTC that indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query

**Pre Condition**

INTC should be initialized and opened properly.

**Post Condition**

None

**Modifies**

None

**Example:**

```

CSL_IntcHandle  hIntc;
CSL_Status      status;
...
Bool  evtPending = FALSE;
while (evtPending == FALSE) {
    CSL_intcGetHwStatus(hIntc, CSL_INTC_QUERY_ISEVENTPENDING,
                        &evtPending);
}

```

## 7.2.7 CSL\_intcEventEnable

```

CSL_Status CSL_intcEventEnable ( CSL_IntcEventId      eventId,
                                CSL_IntcEventEnableState * prevState
                                )

```

**Description**

The API enables the specified event. If the user wishes to restore the enable-state of the event at a later point of time, they may store the current state using the parameter, which could be used with CSL\_intcEventRestore(..). Note: The function directly works on the event and hence it is not necessary to "open" the event to invoke the API.

**Arguments**

eventId	Event-ID of interest
prevState	(Optional) Pointer to object that would store current state

**Return Value C**

SL\_Status

- CSL\_SOK on success
- CSL\_INTC\_EVENTID\_INVALID

**Example:**

```

CSL_Status      status;
...

status = CSL_intcEventEnable(CSL_INTC_EVENTID_SPI, NULL);

```

## 7.2.8 CSL\_intcEventDisable

```

CSL_Status CSL_intcEventDisable ( CSL_IntcEventId      eventId,
                                  CSL_IntcEventEnableState * prevState
                                )

```

**Description**

The API disables the specified event. If the user wishes to restore the enable-state of the event at a later point of time, they may store the current state using the parameter, which could be used with `CSL_intcEventRestore(..)`. Note: The function directly works on the event and hence it is not necessary to "open" the event to invoke the API.

**Arguments**

eventId	Event-ID of interest
prevState	(Optional) Pointer to object that would store current state

**Return Value**

CSL\_Status

- CSL\_SOK on success
- CSL\_INTC\_EVENTID\_INVALID

**Example:**

```

...
CSL_IntcEventEnableState  oldState;
CSL_intcEventDisable(CSL_INTC_EVENTID_SPI, &oldState);
...

```

## 7.2.9 CSL\_intcEventRestore

```

CSL_Status CSL_intcEventRestore ( CSL_IntcEventId      eventId,
                                  CSL_IntcEventEnableState * prevState
                                )

```

---

**Description**

The API restores the specified event to a previous enable-state as recorded by the event-enable state passed as an argument. Note: The function directly works on the event and hence it is not necessary to "open" the event to invoke the API.

**Arguments**

eventId	Event-ID of interest
prevState	Object that contains information about previous state

**Return Value**

CSL\_Status

- CSL\_SOK on success
- CSL\_INTC\_EVENTID\_INVALID

**Example:**

```
...
CSL_intcEventRestore(CSL_INTC_EVENTID_SPI, oldState);
...
```

## 7.2.10 CSL\_intcGlobalEnable

**CSL\_Status CSL\_intcGlobalEnable ( CSL\_IntcGlobalEnableState \* prevState )**

**Description**

The API enables the global interrupt by manipulating the processor's global interrupt enable/disable flag. If the user wishes to restore the enable-state at a later point, they may store the current state using the parameter, which could be used with CSL\_intcGlobalRestore(..).

**Arguments**

prevState	(Optional) Pointer to object that would store current stateObject that contains information about previous state
-----------	--

**Return Value**

CSL\_Status

- CSL\_SOK on success

**Example:**

```
CSL_IntcGlobalEnableState prevGie;
CSL_Status status;
...
status = CSL_intcGlobalEnable (&prevGie);
...
```

---

## 7.2.11 CSL\_intcGlobalDisable

**CSL\_Status CSL\_intcGlobalDisable** ( **CSL\_IntcGlobalEnableState** \* *prevState* )

### Description

The API disables the global interrupt by manipulating the processor's global interrupt enable/disable flag. If the user wishes to restore the enable-state at a later point, they may store the current state using the parameter, which could be used with CSL\_intcGlobalRestore(..).

### Arguments

<code>prevState</code>	(Optional) Pointer to object that would store current stateObject that contains information about previous state
------------------------	--

### Return Value

CSL\_Status

- CSL\_SOK on success

### Example:

```
CSL_IntcGlobalEnableState  gieState;
...
CSL_intcGlobalDisable(&gieState);
// critical-section code //
CSL_intcGlobalRestore(gieState);
...
```

## 7.2.12 CSL\_intcGlobalRestore

**CSL\_Status CSL\_intcGlobalRestore** ( **CSL\_IntcGlobalEnableState** *prevState* )

### Description

The API restores the global interrupt enable/disable state to a previous state as recorded by the global-event-enable state passed as an argument.

### Arguments

<code>prevState</code>	Object containing information about previous state
------------------------	--

### Return Value

CSL\_Status

- CSL\_SOK on success

### Example:

```
CSL_IntcGlobalEnableState  gieState;
...
CSL_intcGlobalDisable(&gieState);
```

```
// critical-section code //
CSL_intcGlobalRestore(gieState);
...
```

### 7.2.13 CSL\_intcDispatcherInit

**CSL\_Status** CSL\_intcDispatcherInit ( [CSL\\_IntcDispatcherContext](#) \* *pContext* )

#### Description

The user should call CSL\_intcDispatcherInit(..) if they wish to make use of the dispatcher built into the CSL INTC module.

Note: This API must be called before using CSL\_intcPlugEventHandler(..).

#### Arguments

*pContext* Context relevant to Dispatcher

#### Return Value

CSL\_Status

- CSL\_SOK on success
- CSL\_ESYS\_ALREADY\_INITIALIZED

#### Pre Condition

Memory has to be allocated for the context variable

#### Post Condition

None

#### Modifies

None

#### Example:

```
if ((CSL_intcInit( ) != CSL_SOK) ||
    (CSL_intcInit() != CSL_ESYS_ALREADY_INITIALIZED)) {
    // module initialization failed! //
}
if ((CSL_intcDispatcherInit( ) != CSL_SOK) &&
    (CSL_intcDispatcherInit( ) != CSL_ESYS_ALREADY_INITIALIZED)){
    // CSL dispatcher setting up failed! //
}
```

### 7.2.14 CSL\_intcPlugEventHandler

**CSL\_IntcEventHandler** CSL\_intcPlugEventHandler( [CSL\\_IntcHandle](#) *hIntc*,  
[CSL\\_IntcEventHandlerRecord](#) \* *eventHandlerRecord*  
 )

**Description**

CSL\_intcPlugEventHandler(..) ties an event-handler to an event; so that the occurrence of the event, would result in the event-handler being invoked.

**Arguments**

hIntc	Handle identifying the interrupt-event
eventHandlerRecord	Provides the details of the event-handler

**Return Value**

Returns the address of the previous handler or CSL\_INTC\_EVENTHANDLER\_PLUG\_ERROR if the isr was not properly plugged

**Pre Condition**

1. INTC has to be initialized and opened for the event.
2. DispatcherInit has to be called.
3. EventHandlerRecord has to be filled.

**Post Condition**

Handler plugged

**Modifies**

None

**Example:**

```

CSL_IntcEventHandlerRecord  evtHandlerRecord;
...
evtHandlerRecord.handler = myIsr;
evtHandlerRecord.arg      = (void *)hTimer;
CSL_intcPlugEventHandler(hIntc, &evtHandlerRecord);
...

```

## 7.2.15 CSL\_intcHookIsr

```

CSL_Status CSL_intcHookIsr ( CSL_IntcEventId  eventId,
                             Uint32          isrAddr
                           )

```

**Description**

The CSL\_intcHookIsr (..) hooks up the Interrupt Service Routine(ISR) to the specified event.

**Note:** Unlike CSL\_intcPlugEventHandler (..), this is done without opening the module (INTC) for the event. Hence, the CSL dispatcher is also not made to use.

**Arguments**

eventId	Event Identifier
---------	------------------

isrAddr	Pointer to the handler
---------	------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Isr plugged properly
- CSL\_ESYS\_FAIL - Isr plug failed.(NB: The DMax uid CSL\_DMAX\_LOPRIORITY\_EVENT0\_UID used in INTC, could be in use by some other application)

**Pre Condition**

INTC has to be initialized properly

**Post Condition**

Handler plugged

**Modifies**

None

**Example:**

```

...
CSL_intcHookIsr(CSL_INTC_EVENTID_RTI_INT_REQ0 , rtiIsr);
...

```

## 7.2.16 CSL\_intcSetVectorPtr

**Uint32 CSL\_intcSetVectorPtr ( Uint32 vecPtr )**
**Description**

The API changes the base address of the Interrupt Vector table to the value passed.

**Arguments**

vecPtr	New base address of the Interrupt Vector Table. Care should be taken that first ten lower bits are all zeroes
--------	---

**Return Value**

- Previously loaded ISTP value

**Example:**

```

#define VEC_ADDR 0x100c0000
Uint32 prevValue;
...
prevValue = CSL_intcSetVectorPtr(VEC_ADDR);
...

```



---

## 7.3 Data Structures

This section lists the data structures available in the INTC module.

### 7.3.1 CSL\_IntcObj

#### Detailed Description

The interrupt handle object.

This object is used referenced by the handle to identify the event.

#### Field Documentation

##### **CSL\_IntcEventId CSL\_IntcObj::eventId**

The event-id

##### **void\* CSL\_IntcObj::reserved**

Reserved for the future

### 7.3.2 CSL\_IntcContext

#### Detailed Description

INTC Module Context.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_IntcContext:: flags**

Flags to indicate presence or absence of OS

##### **CSL\_BitMask16 CSL\_IntcContext:: eventAllocMask[CSL\_INTC\_EVENT\_CNT]**

Masks that indicate the allocation of events

### 7.3.3 CSL\_IntcHwSetup

#### Detailed Description

HwSetup.

#### Field Documentation

##### **void\* CSL\_IntcHwSetup::reserved**

Reserved for future

### 7.3.4 CSL\_IntcEventHandlerRecord

#### Detailed Description

Event Handler Record.

Used to set-up the event-handler using CSL\_intcPlugEventHandler(..)

#### Field Documentation

##### **CSL\_IntcEventHandler CSL\_IntcEventHandlerRecord:: handler**

Pointer to the event handler

---

**void \* CSL\_IntcEventHandlerRecord:: arg**

The argument to be passed to the handler when it is invoked. This should be NULL for an isr

### **7.3.5 CSL\_IntcDispatcherContext**

#### **Detailed Description**

Context relevant to the dispatcher.

#### **Field Documentation**

**CSL\_IntcEventHandler CSL\_IntcEventHandlerRecord:: handler**

Holds the isr records of the events

## 7.4 Enumerations

This section lists the enumerations available in the INTC module.

### 7.4.1 CSL\_IntcEvent

**enum CSL\_IntcEvent**  
Interrupt Enable/Disable.

**Enumeration values:**

<i>CSL_INTC_EVENT_ENABLE</i>	Enables event
<i>CSL_INTC_EVENT_DISABLE</i>	Disables event

### 7.4.2 CSL\_IntcGlobal

**enum CSL\_IntcGlobal**  
Global Interrupt Enable/Disable.

**Enumeration values:**

<i>CSL_INTC_GLOBAL_ENABLE</i>	Global Enable
<i>CSL_INTC_GLOBAL_DISABLE</i>	Global Disable

### 7.4.3 CSL\_EventStatus

**enum CSL\_EventStatus**  
Hardware status response.

**Enumeration values:**

<i>CSL_INTC_EVENTPENDING</i>	Event pending
<i>CSL_INTC_EVENTNOTPENDING</i>	Event not pending

### 7.4.4 CSL\_IntcHwControlCmd

**enum CSL\_IntcHwControlCmd**  
Enumeration of the control commands.

These are the control commands that could be used with `CSL_intcHwControl(..)`. Some of the commands expect an argument as documented along side the description of the command.

**Enumeration values:**

<i>CSL_INTC_CMD_EVTENABLE</i>	Enables the event. <b>Parameters:</b> <i>None</i>
<i>CSL_INTC_CMD_EVTDISABLE</i>	Disables the event. <b>Parameters:</b> <i>None</i>
<i>CSL_INTC_CMD_EVTCLEAR</i>	Clears the event. <b>Parameters:</b> <i>None</i>

---

*CSL\_INTC\_CMD\_EVTSET*

Sets the event (software triggering).

**Parameters:**

*None*

## 7.4.5 CSL\_IntcHwStatusQuery

### **enum CSL\_IntcHwStatusQuery**

Enumeration of the queries.

These are the queries that could be used with `CSL_intcGetHwStatus(..)`. The queries return a value through the object pointed to by the pointer that it takes as an argument. The argument supported by the query is documented along side the description of the query.

#### **Enumeration values:**

*CSL\_INTC\_QUERY\_ISEVENTPENDING*

Checks if event is pending.

**Parameters:**

*(Bool \*)*

---

## 7.5 Macros

**#define CSL\_INTC\_EVENT\_CNT (16)**

Count of the number of interrupt-events

**#define CSL\_INTC\_EVENTMASK\_ENABLE (1)**

Event Enable

**#define CSL\_INTC\_CONTEXT\_DISABLECOREVECTORWRITES (1)**

Flag to disable modification of the Interrupt Vector Area on the core specified using 'CSL\_IntcContext' via 'CSL\_intcInnit()'.

**#define CSL\_INTC\_EVENTID\_INVALID (-1)**

Invalid EventId

**#define CSL\_INTC\_EVTHANDLER\_NONE ((CSL\_IntcEventHandlerrecord \*) 0)**

Indicates there is no associated event-handler.

**#define CSL\_INTC\_BADHANDLE (0)**

Invalid handle

**#define CSL\_INTC\_EVENTHANDLER\_PLUG\_ERROR ((CSL\_IntcEventHandler)(-2))**

Indicates that the interruptHandler passed as the argument for the function CSL\_intcPlugEventHandler was not plugged properly in the vector table(The DMAX uid used for INTC ie CSL\_DMAX\_LOPRIORITY\_EVENT0\_UID might be in use by some other application)

---

## Chapter 8 McASP Module

---

---

---

### Topics

<a href="#">8.1 Overview</a>
------------------------------

<a href="#">8.2 Functions</a>
-------------------------------

<a href="#">8.3 Data Structures</a>
-------------------------------------

<a href="#">8.4 Enumerations</a>
----------------------------------

<a href="#">8.5 Macros</a>
----------------------------

---

## 8.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within McASP module.

The multi-channel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and inter-component digital audio interface transmission (DIT).

The McASP consists of transmit and receive sections that may operate synchronized, or completely independently with separate master clocks, bit clocks, and frame syncs, and using different transmit modes with different bit stream formats. The McASP module may include up to 16 serializers that can be individually enabled to either transmit or receive. In addition, all McASP pins can be configured as GPIOs. This is done by setting the appropriate bit in the device configuration register.

The McASP includes the following pins:

- Serializers
- Transmit clock generator
- Receive clock generator
- Receive Frame Sync Generator
- Mute in/out

## 8.2 Functions

This section lists the functions available in the McASP module.

### 8.2.1 CSL\_mcasplnit

**CSL\_Status** CSL\_mcasplnit ( [CSL\\_McaspContext](#) \* *pContext* )

#### Description

This is the initialization function for the multi channel audio serial port CSL. This function needs to be called before any other multi channel audio serial port CSL functions are to be called. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_syslnit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```
CSL_Status status;
...
status = CSL_mcasplnit (NULL);
...
```

### 8.2.2 CSL\_mcasplOpen

[CSL\\_McaspHandle](#) CSL\_mcasplOpen ( [CSL\\_McaspObj](#) \* *pMcaspObj*,  
**CSL\_InstNum** *mcaspNum*,  
[CSL\\_McaspParam](#) \* *pMcaspParam*,  
**CSL\_Status** \* *pStatus*  
 )

---

**Description**

This function populates the peripheral data object for the instance and returns handle to it.

**Arguments**

<code>pMcasObj</code>	Pointer to the data object for McASP instance
<code>mcasNum</code>	Specifies the instance of the McASP to be opened. There are 3 instances of the McASP.
<code>pMcasParam</code>	Module specific parameter for McASP instance
<code>pStatus</code>	Status of the function call

**Return Value**

`CSL_McasHandle`

Valid McASP instance handle will be returned if status value is equal to `CSL_SOK`.

**Pre Condition**

None

**Post Condition**

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Open call is successful.
- `CSL_ESYS_FAIL` - The McASP instance is invalid.

2. Multi channel Audio serial Port object structure is populated.

**Modifies**

1. The status variable
2. The data object for the instance

**Example**

```

CSL_Status          status;
CSL_McasObj         mcaspObj;
CSL_McasHandle      hMcas;
...
hMcas = CSL_McasOpen (&mcaspObj,
                     CSL_MCASP_1, NULL
                     &status);
...

```

## 8.2.3 CSL\_mcasClose

`CSL_Status CSL_mcasClose ( CSL\_McasHandle hMcas )`

**Description**

This function closes the McASP instance.

**Arguments**

hMcasp	Handle to the McASP instance
--------	------------------------------

**Return Value** CSL\_Status

- CSL\_SOK - McASP is close Successful
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

[CSL\\_mcasplnit\(\)](#) and [CSL\\_mcaspOpen\(\)](#) must be called successfully in that order before [CSL\\_mcaspClose\(\)](#) can be called.

**Post Condition**

The McASP instance is closed.

**Modifies**

McASP Handle

**Example**

```

CSL_McaspHandle hMcasp;
CSL_Status      status;
...
status = CSL_mcaspClose (hMcasp);
...

```

## 8.2.4 CSL\_mcaspHwSetup

**CSL\_Status** **CSL\_mcaspHwSetup** ( [CSL\\_McaspHandle](#) *hMcasp*,  
[CSL\\_McaspHwSetup](#) \* *myHwSetup* )

**Description**

It configures the McASP instance registers as per the values passed in the hardware setup structure.

**Arguments**

hMcasp	Handle to the McASP instance
myHwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful

- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#) and [CSL\\_mcaspOpen\(\)](#) must be called successfully in that order before this function can be called. The user has to allocate space for & fill in the main setup structure appropriately before calling this function.

**Post Condition**

The specified instance will be setup according to value passed.

**Modifies**

Hardware registers for the specified instance

**Example**

```

CSL_Status      status;
CSL_McaspHwSetup myHwSetup;
CSL_McaspHandle hMcasp;

myHwSetup.glbctl = 0x00000000;
myHwSetup.glb.ditCtl = 0x00000003;
myHwSetup.glb.lbMode = 0x00000002;
myHwSetup.glb.amute = 0x00001234;
myHwSetup.glb.serSetup[1] = 0x00000012;
myHwSetup.glb.serSetup[2] = 0x00000012;
myHwSetup.rx.mask = 0x11111111;
myHwSetup.tx.mask = 0x11111111;
myHwSetup.rx.fmt = 0x00001111;
myHwSetup.tx.fmt = 0x00001111;
myHwSetup.rx.frSyncCtl = 0x00000001;
myHwSetup.tx.frSyncCtl = 0x00000001;
myHwSetup.rx.tdm = 0xFFFFFFFF;
myHwSetup.tx.tdm = 0xFFFFFFFF;
myHwSetup.rx.intCtl = 0x000000BF;
myHwSetup.tx.intCtl = 0x000000BF;
myHwSetup.rx.stat = 0x000001F7;
myHwSetup.tx.stat = 0x000001F7;
myHwSetup.rx.evtCtl = 0x00000000;
myHwSetup.tx.evtCtl = 0x00000000;
myHwSetup.rx.clk.clkSetupClk = 0x00000001;
myHwSetup.tx.clk.clkSetupClk = 0x00000001;
myHwSetup.rx.clk.clkSetupHiClk = 0x00000101;
myHwSetup.tx.clk.clkSetupHiClk = 0x00000101;
myHwSetup.rx.clk.clkChk = 0x00432100;
myHwSetup.tx.clk.clkChk = 0x00432100;
myHwSetup.emu = CSL_MCASP_PWRDEMU_FREE_ON;
...

status = CSL_mcaspHwsetup (hMcasp, &myHwSetup);
...

```

## 8.2.5 CSL\_mcaspHwSetupRaw

```
CSL_Status CSL_mcaspHwSetupRaw ( CSL\_McaspHandle      hMcasp,
                                CSL\_McaspConfig * config
                                )
```

### Description

This function initializes the device registers with the register-values provided through the config data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values and may perform other functions (delays, etc.)

### Arguments

hMcasp	Handle to the McASP instance
config	Pointer to config structure

### Return Value

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration structure is not properly initialized

### Pre Condition

Both [CSL\\_mcaspInit\(\)](#) and [CSL\\_mcaspOpen\(\)](#) must be called successfully in that order before [CSL\\_mcaspHwSetupRaw\(\)](#) can be called.

### Post Condition

The registers of the specified McASP instance will be setup according to value passed.

### Modifies

Hardware registers of the specified McASP instance

### Example

```
CSL_McaspHandle      hMcasp;
CSL_McaspConfig      config;
CSL_Status            status;

config.PWREMUMGT=0x00000001;
config.PFUNC = 0x00000000;
config.PDIR = 0x00000000;
config.PDOUT = 0x00000000;
config.PDIN_PDSET = 0x00000000;
config.PDCLR = 0x00000000;
config.GBLCTL = 0x00000000;
config.AMUTE = 0x00000000;
config.LBCTL = 0x00000000;
```

```

config.TXDITCTL = 0x00000000;
config.RXMASK = 0x00000000;
config.RXFMT = 0x00000000;
config.RXFMCTL = 0x00000000;
config.ACLKRCTL = 0x00000020;
config.AHCLKRCTL = 0x00008000;
config.RXTDM = 0x00000000;
config.EVTCTLR = 0x00000000;
config.RXSTAT = 0x00000000;
config.RXCLKCHK = 0x00000000;
config.REVTCTL = 0x00000000;
config.TXMASK = 0x00000000;
config.TXFMT = 0x00000000;
config.TXFMCTL = 0x00000000;
config.ACLKXCTL = 0x00000060;
config.AHCLKXCTL = 0x00008000;
config.TXTDM = 0x00000000;
config.EVTCTLX = 0x00000000;
config.TXSTAT = 0x00000000;
config.TXCLKCHK = 0x00000000;
config.XEVTCTL = 0x00000000;
config.SRCTL0 = 0x00000000;
config.SRCTL1 = 0x00000000;
config.SRCTL2 = 0x00000000;
config.SRCTL3 = 0x00000000;
config.SRCTL4 = 0x00000000;
config.SRCTL5 = 0x00000000;
...
status = CSL_mcasphwSetupRaw (hMcasphw, &config);
...

```

## 8.2.6 CSL\_mcasphwGetHwSetup

**CSL\_Status** CSL\_mcasphwGetHwSetup ( [CSL\\_McasphwHandle](#) *hMcasphw*, [CSL\\_McasphwSetup](#) \* *myHwSetup* )

### Description

This function retrieves the hardware setup parameters.

### Arguments

hMcasphw	Handle to the McASP instance
myHwSetup	Pointer to hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Hardware setup retrieved successfully

- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#) and [CSL\\_mcasplOpen\(\)](#) must be called successfully in that order before [CSL\\_mcasplGetHwSetup\(\)](#) can be called.

**Post Condition**

The hardware set up structure will be populated with values from the registers.

**Modifies**

setup variable

**Example**

```

CSL_Status      status;
CSL_McasplHwSetup myHwSetup;
CSL_McasplHandle hMcaspl;
...
status = CSL_mcasplGetHwsetup (hMcaspl, &myHwSetup);
...

```

## 8.2.7 CSL\_mcasplHwControl

```

CSL_Status CSL_mcasplHwControl ( CSL\_McasplHandle      hMcaspl,
                                CSL\_McasplHwControlCmd cmd,
                                void * arg
                                )

```

**Description**

This function performs various control operations on McASP instance, based on the command passed.

**Arguments**

hMcaspl	Handle to the McASP instance
cmd	Operation to be performed on the McASP
arg	Argument specific to the command

**Return Value**

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

---

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#) and [CSL\\_mcasplnit\(\)](#) must be called successfully in that order before [CSL\\_mcasplnit\(\)](#) can be called..

**Post Condition**

Registers of McASP instance are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

Registers determined by the command

**Example**

```

CSL_Status      status;
CSL_McaspHandle hMcasp;
...
status = CSL_mcasplnit (hMcasp,
                        CSL_MCASP_CMD_CLK_RESET_XMT,
                        NULL);
...

```

## 8.2.8 CSL\_mcasplnit

```

CSL_Status CSL_mcasplnit ( CSL\_McaspHandle      hMcasp,
                           CSL\_McaspHwStatusQuery myQuery,
                           void *
                           response
                           )

```

**Description**

This function is used to get the value of various parameters of the McASP instance. The value returned depends on the query passed.

**Arguments**

hMcasp	Handle to the McASP instance
myQuery	Query to be performed
response	Pointer to buffer to return the data requested by the query passed

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of the query
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Query command not supported
- CSL\_ESYS\_FAIL - Generic failure

---

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#) and [CSL\\_mcasplOpen\(\)](#) must be called successfully in order before calling [CSL\\_mcasplGetHwStatus\(\)](#).

**Post Condition**

Data requested by query is returned through the variable "response".

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_McaspHandle hMcasp;
CSL_Status      status;
Bool            xmtUnderRun;
...
status = CSL_mcasplGetHwStatus(hMcasp,
                               CSL_MCASP_QUERY_XSTAT_XUNDRN,
                               &xmtUnderRun);
...

```

## 8.2.9 CSL\_mcasplRead

```

CSL_Status CSL_mcasplRead ( CSL\_McaspHandle      hMcasp,
                           Uint32 *                data
                           )

```

**Description**

This reads the data from McASP. 32-bits of data will be read in the data object (variable); the pointer to which is passed as the third argument.

**Arguments**

hMcasp	Handle to the McASP instance
data	Buffer to store read data

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of read
- CSL\_ESYS\_INVPARAMS - Invalid serializer number
- CSL\_ESYS\_BADHANDLE – Invalid handle

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#), [CSL\\_mcasplOpen\(\)](#) and @ [CSL\\_mcasplHwSetup\(\)](#) must be called successfully in that order before [CSL\\_mcasplRead\(\)](#) can be called.

**Post Condition**

Input argument "data" will be modified.

**Modifies**

"data" argument.

**Example**

```

CSL_Status      status;
UInt32          inData;
CSL_McaspHandle hMcasp;
...
status = CSL_mcaspRead (hMcasp, &inData);
...

```

## 8.2.10 CSL\_mcaspWrite

**CSL\_Status** **CSL\_mcaspWrite** ( [CSL\\_McaspHandle](#) *hMcasp*,  
**UInt32 \*** *data*  
**)**

**Description**

This transmits the data from McASP. 32 bits of data will be transmitted in the data object (variable); the pointer to which is passed as the third argument.

**Arguments**

hMcasp	Handle to the McASP instance
data	Data to be written

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of Write
- CSL\_ESYS\_INVPARAMS - Invalid serializer number
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

1. Both [CSL\\_mcaspInit\(\)](#), [CSL\\_mcaspOpen\(\)](#) and @ [CSL\\_mcaspHwSetup\(\)](#) must be called successfully in that order before [CSL\\_mcaspWrite\(\)](#) can be called.
2. "data" argument should have the data to be written

**Post Condition**

XBUF Register will be written.

**Modifies**

XBUF Register

**Example**

```

CSL_Status      status;
UInt32          outData;
CSL_McaspHandle hMcasp;

```

```

...
status = CSL_mcasWrite (hMcas, &outData);
...

```

### 8.2.11 CSL\_mcasRegReset

```

void CSL_mcasRegReset ( CSL\_McasHandle hMcas )

```

#### Description

This function resets all the register values.

#### Arguments

hMcas	Handle to the McASP instance
-------	------------------------------

#### Return Value

None

#### Pre Condition

Both [CSL\\_mcasInit\(\)](#) and [CSL\\_mcasOpen\(\)](#) must be called successfully in that order before [CSL\\_mcasRegReset\(\)](#) can be called.

#### Post Condition

All register values will be reset.

#### Modifies

All McASP registers.

#### Example

```

CSL_McasHandle hMcas;
...
CSL_mcasRegReset (hMcas);
...

```

### 8.2.12 CSL\_mcasResetCtrl

```

void CSL_mcasResetCtrl ( CSL\_McasHandle hMcas,
                        CSL\_BitMask32 selectMask
                        )

```

#### Description

This function enables bit fields of GBLCTL register

#### Arguments

hMcasp	Handle to the McASP instance
selectMask	Selects the bits to enable

**Return Value**

None

**Pre Condition**

Both [CSL\\_mcasplnit\(\)](#), [CSL\\_mcaspOpen\(\)](#) and @ [CSL\\_mcaspHwSetup\(\)](#) must be called successfully in that order before [CSL\\_mcaspResetCtrl\(\)](#) can be called.

**Post Condition**

Some GBLCTL register bit fields are enabled.

**Modifies**

GBLCTL register.

**Example**

```
CSL_McaspHandle hMcasp;
...
CSL_mcaspResetCtrl (hMcasp, CSL_MCASP_GBLCTL_TXSMRST_ACTIVE);
...
```

## 8.2.13 CSL\_mcaspGetChipCtxt

```
CSL_Status CSL_mcaspGetChipCtxt ( CSL_InstNum      mcaspNet,
                                  CSL\_McaspParam *  pMcaspNet,
                                  CSL\_McaspChipContext * pChipContext
                                  )
```

**Description**

This function is used for getting the base address of the peripheral instance and to configure the number of serializers for a particular instance of McASP on a chip. This function will be called inside the [CSL\\_mcaspOpen\(\)](#) function. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMR's go to an alternate location.

**Arguments**

mcaspNum	Specifies the instance of the McASP to be opened.
pMcaspNet	Module specific parameters.
pChipContext	Pointer to hold the chip context details

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion

- 
- CSL\_ESYS\_FAIL - The instance number is invalid.

**Pre Condition**

None

**Post Condition**

Base address structure is populated.

**Modifies**

Base address structure is modified.

**Example**

```
CSL_Status          status;  
CSL_McaspChipContext chipContext;  
...  
status = CSL_mcaspGetChipCtxt(CSL_MCASP, NULL, &chipContext);  
...
```

## 8.3 Data Structures

This section lists the data structures available in the McASP module.

### 8.3.1 CSL\_McaspObj

#### Detailed Description

Module specific Object Structure.  
McASP object structure

#### Field Documentation

##### **Bool CSL\_McaspObj::ditStatus**

Support for DIT mode

##### **Int32 CSL\_McaspObj::numOfSerializers**

Number of serializers

##### **Int16 CSL\_McaspObj::perNo**

Specifies a particular instance of McASP

##### **CSL\_McaspRegsOvly CSL\_McaspObj::regs**

Pointer to the register overlay structure for the peripheral

### 8.3.2 CSL\_McaspConfig

#### Detailed Description

Module specific Configuration structure. This is used to configure McASP instance using CSL\_mcaspHwSetupRaw function.

#### Field Documentation

##### **UInt32 CSL\_McaspConfig::ACLKRCTL**

Receive clock control register

##### **UInt32 CSL\_McaspConfig::ACLKXCTL**

Transmit clock control register

##### **UInt32 CSL\_McaspConfig::AFSRCTL**

Receive frame sync control register

##### **UInt32 CSL\_McaspConfig::AFSXCTL**

Transmit frame sync control register

##### **UInt32 CSL\_McaspConfig::AHCLKRCTL**

Receive high-frequency clock control register

##### **UInt32 CSL\_McaspConfig::AHCLKXCTL**

Transmit high-frequency clock control register

##### **UInt32 CSL\_McaspConfig::AMUTE**

Audio mute control register

**Uint32 CSL\_McaspConfig::DITCTL**  
DIT mode control register

**Uint32 CSL\_McaspConfig::DLBCTL**  
Digital loopback control register

**Uint32 CSL\_McaspConfig::GBLCTL**  
Global control register

**Uint32 CSL\_McaspConfig::PDCLR**  
Pin data clear register

**Uint32 CSL\_McaspConfig::PDIN\_PDSET**  
Pin data set register

**Uint32 CSL\_McaspConfig::PDIR**  
Pin direction register

**Uint32 CSL\_McaspConfig::PDOUT**  
Pin data output register

**Uint32 CSL\_McaspConfig::PFUNC**  
Pin function register

**Uint32 CSL\_McaspConfig::PWRDEMU**  
Power down and emulation management register

**Uint32 CSL\_McaspConfig::RCLKCHK**  
Receive clock check control register

**Uint32 CSL\_McaspConfig::REVTCTL**  
Receiver DMA event control register

**Uint32 CSL\_McaspConfig::RFMT**  
Receive bit stream format register

**Uint32 CSL\_McaspConfig::RINTCTL**  
Receiver interrupt control register

**Uint32 CSL\_McaspConfig::RMASK**  
Receive format unit bit mask register

**Uint32 CSL\_McaspConfig::RSTAT**  
Receiver status register

**Uint32 CSL\_McaspConfig::RTDM**  
Receive TDM time slot 0-31 register

**Uint32 CSL\_McaspConfig::SRCTL0**  
Serializer control register 0

**Uint32 CSL\_McaspConfig::SRCTL1**  
Serializer control register 1

---

**UInt32 CSL\_McaspConfig::SRCTL2**

Serializer control register 2

**UInt32 CSL\_McaspConfig::SRCTL3**

Serializer control register 3

**UInt32 CSL\_McaspConfig::SRCTL4**

Serializer control register 4

**UInt32 CSL\_McaspConfig::SRCTL5**

Serializer control register 5

**UInt32 CSL\_McaspConfig::SRCTL6**

Serializer control register 6

**UInt32 CSL\_McaspConfig::SRCTL7**

Serializer control register 7

**UInt32 CSL\_McaspConfig::SRCTL8**

Serializer control register 8

**UInt32 CSL\_McaspConfig::SRCTL9**

Serializer control register 9

**UInt32 CSL\_McaspConfig::SRCTL10**

Serializer control register 10

**UInt32 CSL\_McaspConfig::SRCTL11**

Serializer control register 11

**UInt32 CSL\_McaspConfig::SRCTL12**

Serializer control register 12

**UInt32 CSL\_McaspConfig::SRCTL13**

Serializer control register 13

**UInt32 CSL\_McaspConfig::SRCTL14**

Serializer control register 14

**UInt32 CSL\_McaspConfig::SRCTL15**

Serializer control register 15

**UInt32 CSL\_McaspConfig::XCLKCHK**

Transmit clock check control register

**UInt32 CSL\_McaspConfig::XEVTCTL**

Transmitter DMA event control register

**UInt32 CSL\_McaspConfig::XFMT**

Transmit bit stream format register

**UInt32 CSL\_McaspConfig::XINTCTL**

Transmitter interrupt control register

**UInt32 CSL\_McaspConfig::XMASK**

---

Transmit format unit bit mask register

**Uint32 CSL\_McaspConfig::XSTAT**  
Transmitter status register

**Uint32 CSL\_McaspConfig::XTDM**  
Transmit TDM time slot 0-31 register

### 8.3.3 CSL\_McaspParam

#### Detailed Description

Module specific parameters. Present implementation doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask32 CSL\_McaspParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 8.3.4 CSL\_McaspContext

#### Detailed Description

Module specific context information. Present implementation doesn't have any context information.

#### Field Documentation

##### **Uint16 CSL\_McaspContext::contextInfo**

Context information of McASP. The declaration is just a placeholder for future implementation.

### 8.3.5 CSL\_McaspHwSetup

#### Detailed Description

Module specific Hardware Setup Structure.

#### Field Documentation

##### **Uint32 CSL\_McaspHwSetup::emu**

Power down emulation mode params - PWRDEMU

##### [CSL\\_McaspHwSetupGbl](#) **CSL\_McaspHwSetup::glb**

Value to be loaded in global control register (GLBCTL)

##### [CSL\\_McaspHwSetupData](#) **CSL\_McaspHwSetup::rx**

Receiver settings

##### [CSL\\_McaspHwSetupData](#) **CSL\_McaspHwSetup::tx**

Transmitter settings

---

### 8.3.6 CSL\_McaspHwSetupGbl

#### Detailed Description

Module specific hardware setup global structure.

#### Field Documentation

##### UInt32 CSL\_McaspHwSetupGbl::amute

Mute control register - AMUTE

##### UInt32 CSL\_McaspHwSetupGbl::ctl

Global control register - GBLCTL

##### UInt32 CSL\_McaspHwSetupGbl::ditCtl

Decides whether McASP operates in DIT mode - DITCTL

##### UInt32 CSL\_McaspHwSetupGbl::dlbMode

Digital loopback mode setup - DLBEN

##### UInt32 CSL\_McaspHwSetupGbl::pdir

Pin direction register

##### UInt32 CSL\_McaspHwSetupGbl::pfunc

Pin function register

##### UInt32 CSL\_McaspHwSetupGbl::serSetup[16]

Setup serializer control register (SRCTL0-5)

### 8.3.7 CSL\_McaspHwSetupDataClk

#### Detailed Description

McASP Hardware Setup data clock structure.

#### Field Documentation

##### UInt32 CSL\_McaspHwSetupDataClk::clkChk

Configures receive/transmit clock failure detection R/XCLKCHK

##### UInt32 CSL\_McaspHwSetupDataClk::clkSetupClk

Clock details ACLK(R/X)CTL

##### UInt32 CSL\_McaspHwSetupDataClk::clkSetupHiClk

High clock details AHCLK(R/X)CTL

### 8.3.8 CSL\_McaspHwSetupData

#### Detailed Description

McASP Hardware Setup data structure.

#### Field Documentation

##### [CSL\\_McaspHwSetupDataClk](#) CSL\_McaspHwSetupData::clk

Clock settings for rcv/xmt

**Uint32 CSL\_McaspHwSetupData::evtCtl**

Event control register - R/XEVTCTL

**Uint32 CSL\_McaspHwSetupData::fmt**

Format details as per - R/XFMT

**Uint32 CSL\_McaspHwSetupData::frSyncCtl**

Configure the rcv/xmt frame sync - AFSR/XCTL

**Uint32 CSL\_McaspHwSetupData::intCtl**

Controls generation of McASP interrupts – R/XINTCTL

**Uint32 CSL\_McaspHwSetupData::mask**

To mask or not to mask - R/XMASK

**Uint32 CSL\_McaspHwSetupData::stat**

Status register (controls writable fields of STAT register)-R/XSTAT

**Uint32 CSL\_McaspHwSetupData::tdm**

Specifies which TDM slots are active - R/XTDM

### 8.3.9 CSL\_McaspChStatusRam

**Detailed Description**

Module specific DIT channel status register structure.

**Field Documentation**
**Uint32 CSL\_McaspChStatusRam::chStatusLeft[6]**

Left channel status registers (DITCSRA0-5)

**Uint32 CSL\_McaspChStatusRam::chStatusRight[6]**

Right channel status register (DITCSRB0-5)

### 8.3.10 CSL\_McaspUserDataRam

**Detailed Description**

Module specific DIT channel user data register structure.

**Field Documentation**
**Uint32 CSL\_McaspUserDataRam::userDataLeft[6]**

Left channel user data registers (DITUDRA0-5)

**Uint32 CSL\_McaspUserDataRam::userDataRight[6]**

Right channel user data registers (DITUDRB0-5)

### 8.3.11 CSL\_McaspSerQuery

**Detailed Description**

Module specific structure used in CSL\_QUERY\_SRCTL\_RRDY, and CSL\_MCASP\_QUERY\_SRCTL\_XRDY.

**Field Documentation**

**CSL\_MaspSerializerNum CSL\_McaspSerQuery::SerNum**  
Serializer number

**Bool CSL\_McaspSerQuery::serStatus**  
Return Value of the query

### 8.3.12 CSL\_McaspSerMmode

**Detailed Description**

The following structure will be used in CSL\_MCASP\_QUERY\_SRCTL\_SRMOD

**Field Documentation**

**CSL\_MaspSerMode CSL\_McaspSerMmode::serMode**  
Serializer mode

**CSL\_MaspSerializerNum CSL\_McaspSerMmode::serNum**  
Serializer number

### 8.3.13 CSL\_McaspChipContext

**Detailed Description**

Module specific base-address information.

This contains the base-address information for the peripheral instance

**Field Documentation**

**Bool CSL\_McaspChipContext::ditStatus**  
Support for DIT mode

**Int32 CSL\_McaspChipContext::numOfSerializers**  
Number of serializers

**CSL\_McaspRegsOvly CSL\_McaspChipContext::regs**  
Base-address of the configuration registers of the peripheral

## 8.4 Enumerations

This section lists the enumerations available in the McASP module.

### 8.4.1 CSL\_McaspDITRegIndex

**enum CSL\_McaspDITRegIndex**

DIT channel/user Left/right data structure.

**Enumeration values:**

<i>DIT_REGISTER_0</i>	1st DIT (channel/user data), (left/right) Register
<i>DIT_REGISTER_1</i>	2nd DIT (channel/user data), (left/right) Register
<i>DIT_REGISTER_2</i>	3rd DIT (channel/user data), (left/right) Register
<i>DIT_REGISTER_3</i>	4th DIT (channel/user data), (left/right) Register
<i>DIT_REGISTER_4</i>	5th DIT (channel/user data), (left/right) Register
<i>DIT_REGISTER_5</i>	6th DIT (channel/user data), (left/right) Register

### 8.4.2 CSL\_McaspSerializerNum

**enum CSL\_McaspSerializerNum**

Enumeration for the serializer numbers

**Enumeration values:**

<i>SERIALIZER_1</i>	SRCTL0
<i>SERIALIZER_2</i>	SRCTL1
<i>SERIALIZER_3</i>	SRCTL2
<i>SERIALIZER_4</i>	SRCTL3
<i>SERIALIZER_5</i>	SRCTL4
<i>SERIALIZER_6</i>	SRCTL5
<i>SERIALIZER_7</i>	SRCTL5
<i>SERIALIZER_8</i>	SRCTL5
<i>SERIALIZER_9</i>	SRCTL5
<i>SERIALIZER_10</i>	SRCTL5
<i>SERIALIZER_11</i>	SRCTL5
<i>SERIALIZER_12</i>	SRCTL5
<i>SERIALIZER_13</i>	SRCTL5
<i>SERIALIZER_14</i>	SRCTL5
<i>SERIALIZER_15</i>	SRCTL5
<i>SERIALIZER_16</i>	SRCTL5

### 8.4.3 CSL\_McaspSerMode

**enum CSL\_McaspSerMode**

Enumeration for various Serializer modes.

**Enumeration values:**

<i>SERIALIZER_INACTIVE</i>	Serializer is inactive
----------------------------	------------------------

---

<i>SERIALIZER_XMT</i>	Serializer is transmitter
<i>SERIALIZER_RCV</i>	Serializer is receiver

## 8.4.4 CSL\_McaspHwControlCmd

### enum CSL\_McaspHwControlCmd

Enumeration for hardware control commands passed to CSL\_mcaspHwControl().

This is used to select the commands to control the operations existing setup of McASP. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_MCASP_CMD_SET_XMT</i>	Configure transmitter global control register with parameters passed. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_SET_RCV</i>	Configure receiver global control register with parameters passed. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_RESET_FSYNC_XMT</i>	Reset transmit frame sync generator. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_MCASP_CMD_RESET_FSYNC_RCV</i>	Reset receive frame sync generator. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_MCASP_CMD_REG_RESET</i>	Reset all registers. <b>Parameters:</b> ( <i>None</i> )
<i>CSL_MCASP_CMD_AMUTE_ON</i>	Mute enable. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_DLB_ON</i>	Enable digital loopback mode. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_CONFIG_RTDM_SLOT</i>	Configures receive slots. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_CONFIG_XTDM_SLOT</i>	Configures transmit slots. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_CONFIG_INTERRUPT_RCV</i>	Configures the interrupts on the receive side. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_CONFIG_INTERRUPT_XMT</i>	Configures the interrupts on the transmit side. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_MCASP_CMD_CLK_RESET_RCV</i>	Reset clock circuitry for receive.

---

	<b>Parameters:</b> (None)
<i>CSL_MCASP_CMD_CLK_RESET_XMT</i>	Reset clock circuitry for transmit. <b>Parameters:</b> (None)
<i>CSL_MCASP_CMD_CLK_SET_RCV</i>	Set receive clock registers with value (CSL_McaspHwSetupDataClk*) passed. <b>Parameters:</b> (CSL_McaspHwSetupDataClk *)
<i>CSL_MCASP_CMD_CLK_SET_XMT</i>	Sets transmit clock registers with value (CSL_McaspHwSetupDataClk*) passed. <b>Parameters:</b> (CSL_McaspHwSetupDataClk *)
<i>CSL_MCASP_CMD_CONFIG_XMT_SECTION</i>	Configure the format, frame sync, and other parameters related to the transmit section. <b>Parameters:</b> (CSL_McaspHwSetupData *)
<i>CSL_MCASP_CMD_CONFIG_RCV_SECTION</i>	Configure the format, frame sync, and other parameters related to the receive section. <b>Parameters:</b> (CSL_McaspHwSetupData *)
<i>CSL_MCASP_CMD_SET_SER_XMT</i>	Sets a particular serializer to act as transmitter. <b>Parameters:</b> (CSL_McaspSerializerNum *)
<i>CSL_MCASP_CMD_SET_SER_RCV</i>	Sets a particular serializer to act as receiver. <b>Parameters:</b> (CSL_McaspSerializerNum *)
<i>CSL_MCASP_CMD_SET_SER_INA</i>	Sets a particular serializer as inactivated. <b>Parameters:</b> (CSL_McaspSerializerNum *)
<i>CSL_MCASP_CMD_WRITE_CHAN_STAT_RAM</i>	Writes to the channel status RAM. <b>Parameters:</b> (CSL_McaspChStatusRam *)
<i>CSL_MCASP_CMD_WRITE_USER_DATA_RAM</i>	Writes to the user data RAM. <b>Parameters:</b> (CSL_McaspUserDataRam *)
<i>CSL_MCASP_CMD_RESET_XMT</i>	Resets the bits related to transmit in transmitter global control register. <b>Parameters:</b> (None)
<i>CSL_MCASP_CMD_RESET_RCV</i>	Resets the bits related to receive in transmitter global control register. <b>Parameters:</b> (None)
<i>CSL_MCASP_CMD_RESET_SM_FS_XMT</i>	Resets transmit frame sync generator and transmit state machine in transmitter global control register.

---

<i>CSL_MCASP_CMD_RESET_SM_FS_RCV</i>	<p><b>Parameters:</b> (None)</p> <p>Resets receive frame sync generator and receive state machine in receiver global control register.</p> <p><b>Parameters:</b> (None)</p>
<i>CSL_MCASP_CMD_ACTIVATE_XMT_CLK_SER</i>	<p>Sets the bits related to transmit in transmitter global control register.</p> <p><b>Parameters:</b> (None)</p>
<i>CSL_MCASP_CMD_ACTIVATE_RCV_CLK_SER</i>	<p>Sets the bits related to receive in receiver global control register.</p> <p><b>Parameters:</b> (None)</p>
<i>CSL_MCASP_CMD_ACTIVATE_SM_RCV_XMT</i>	<p>Activates receive and transmit state machine in global control register.</p> <p><b>Parameters:</b> (None)</p>
<i>CSL_MCASP_CMD_ACTIVATE_FS_RCV_XMT</i>	<p>Activates receive and transmit frame sync generator in global control register.</p> <p><b>Parameters:</b> (None)</p>
<i>CSL_MCASP_CMD_SET_DIT_MODE</i>	<p>Enables/disables the DIT mode.</p> <p><b>Parameters:</b> (Bool *)</p>

## 8.4.5 CSL\_McaspHwStatusQuery

### enum CSL\_McaspHwStatusQuery

Enumeration for hardware status query commands passed to [CSL\\_mcaspGetHwStatus\(\)](#). This is used to get the status of different operations or to get the existing setup of McASP.

#### Enumeration values:

<i>CSL_MCASP_QUERY_CURRENT_XSLOT</i>	<p>Return current transmit slot being transmitted.</p> <p><b>Parameters:</b> (Uint16 *)</p>
<i>CSL_MCASP_QUERY_CURRENT_RSLOT</i>	<p>Return current receive slot being received.</p> <p><b>Parameters:</b> (Uint16 *)</p>
<i>CSL_MCASP_QUERY_XSTAT_XERR</i>	<p>Return transmit error status bit.</p> <p><b>Parameters:</b> (Bool *)</p>
<i>CSL_MCASP_QUERY_XSTAT_XCLKFAIL</i>	<p>Return transmit clock failure flag status.</p> <p><b>Parameters:</b> (Bool *)</p>
<i>CSL_MCASP_QUERY_XSTAT_XSYNCERR</i>	<p>Return unexpected transmit frame sync flag status.</p>

---

	<b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_XSTAT_XUNDRN	Return transmit underrun flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_XSTAT_XDATA	Return transmit data ready flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_RSTAT_RERR	Return receive error status bit. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_RSTAT_RCLKFAIL	Return receive clock failure flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_RSTAT_RSYNCERR	Return unexpected receive frame sync flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_RSTAT_ROVRN	Return receive overrun flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_RSTAT_RDATA	Return receive data ready flag status. <b>Parameters:</b> (Bool *)
CSL_MCASP_QUERY_SRCTL_RRDY	Return status whether the serializer is ready to receive or not. <b>Parameters:</b> (CSL_McaspSerQuery *)
CSL_MCASP_QUERY_SRCTL_XRDY	Return status whether the serializer is ready to transmit or not. <b>Parameters:</b> (CSL_McaspSerQuery *)
CSL_MCASP_QUERY_SRCTL_SRMOD	Return status whether serializer is configured to transmit/receive/inactive. <b>Parameters:</b> (CSL_McaspSerQuery *)
CSL_MCASP_QUERY_XSTAT	Return the value of transmitter status register. <b>Parameters:</b> (Uint16 *)
CSL_MCASP_QUERY_RSTAT	Return the value of receiver status register. <b>Parameters:</b> (Uint16 *)
CSL_MCASP_QUERY_SM_FS_XMT	Return transmit state machine and transmit frame sync generator values in transmitter global control register. <b>Parameters:</b> (Uint8 *) <ul style="list-style-type: none"> <li>• 0x00 - Both transmit frame generator sync and transmit state machine are reset.</li> </ul>

- 
- 0x1 - Only transmit state machine is active.
  - 0x10 - Only transmit frame sync generator is active.
  - 0x11 - Both transmit frame generator sync and transmit state machine are active.

*CSL\_MCASP\_QUERY\_SM\_FS\_RCV*

Return receive state machine and receive frame sync generator values in receiver global control register.

**Parameters:**

*(Uint8 \*)*

- 0x00 - Both receive frame generator sync and receive state machine are reset.
- 0x1 - Only receive state machine is active.
- 0x10 - Only receive frame sync generator is active.
- 0x11 - Both receive frame generator sync and receive state machine are active.

*CSL\_MCASP\_QUERY\_DIT\_MODE*

Queries whether DIT mode is set or not.

**Parameters:**

*(Bool \*)*

## 8.5 Macros

```
#define MCASP0_TXBUF_ADDR 0x54000000  
McASP0 Tx Buffer Address
```

```
#define MCASP0_RXBUF_ADDR 0x54000000  
McASP0 Rx Buffer Address
```

```
#define MCASP1_TXBUF_ADDR 0x55000000  
McASP1 Tx Buffer Address
```

```
#define MCASP1_RXBUF_ADDR 0x55000000  
McASP1 Rx Buffer Address
```

```
#define MCASP2_TXBUF_ADDR 0x56000000  
McASP2 Tx Buffer Address
```

```
#define MCASP2_RXBUF_ADDR 0x56000000  
McASP2 Rx Buffer Address
```

```
#define CSL_MCASP_CONFIG_DEFAULTS  
Value:
```

```
{\
    CSL_MCASP_PWRDEMU_RESETVAL, \
    CSL_MCASP_PFUNC_RESETVAL, \
    CSL_MCASP_PDIR_RESETVAL, \
    CSL_MCASP_PDOUT_RESETVAL, \
    CSL_MCASP_PDIN_PDSET_RESETVAL, \
    CSL_MCASP_PDCLR_RESETVAL, \
    CSL_MCASP_GBLCTL_RESETVAL, \
    CSL_MCASP_AMUTE_RESETVAL, \
    CSL_MCASP_DLBCTL_RESETVAL, \
    CSL_MCASP_DITCTL_RESETVAL, \
    CSL_MCASP_RMASK_RESETVAL, \
    CSL_MCASP_RFMT_RESETVAL, \
    CSL_MCASP_AFSRCTL_RESETVAL, \
    CSL_MCASP_ACLKRCTL_RESETVAL, \
    CSL_MCASP_AHCLKRCTL_RESETVAL, \
    CSL_MCASP_RTDM_RESETVAL, \
    CSL_MCASP_RINTCTL_RESETVAL, \
    CSL_MCASP_RSTAT_RESETVAL, \
    CSL_MCASP_RCLKCHK_RESETVAL, \
    CSL_MCASP_REVTCTL_RESETVAL, \
    CSL_MCASP_XMASK_RESETVAL, \
    CSL_MCASP_XFMT_RESETVAL, \
    CSL_MCASP_AFSXCTL_RESETVAL, \
    CSL_MCASP_ACLKXCTL_RESETVAL, \
    CSL_MCASP_AHCLKXCTL_RESETVAL, \
    CSL_MCASP_XTDM_RESETVAL, \
    CSL_MCASP_XINTCTL_RESETVAL, \
    CSL_MCASP_XSTAT_RESETVAL, \
    CSL_MCASP_XCLKCHK_RESETVAL, \
    CSL_MCASP_XEVTCTL_RESETVAL, \
```

```

CSL_MCASP_SRCTL0_RESETVAL, \
CSL_MCASP_SRCTL1_RESETVAL, \
CSL_MCASP_SRCTL2_RESETVAL, \
CSL_MCASP_SRCTL3_RESETVAL, \
CSL_MCASP_SRCTL4_RESETVAL, \
CSL_MCASP_SRCTL5_RESETVAL, \
CSL_MCASP_SRCTL6_RESETVAL, \
CSL_MCASP_SRCTL7_RESETVAL, \
CSL_MCASP_SRCTL8_RESETVAL, \
CSL_MCASP_SRCTL9_RESETVAL, \
CSL_MCASP_SRCTL10_RESETVAL, \
CSL_MCASP_SRCTL11_RESETVAL, \
CSL_MCASP_SRCTL12_RESETVAL, \
CSL_MCASP_SRCTL13_RESETVAL, \
CSL_MCASP_SRCTL14_RESETVAL, \
CSL_MCASP_SRCTL15_RESETVAL\

```

}  
Module specific Reset values for the config structure.

**#define CSL\_MCASP\_HWSETUP\_DEFAULTS**

**Value:**

```

{ \
    {0,0,0,0, {0,0,0,0,0,0}}, \
    {0,0,0,0,0,0,0, {0x20,0x8000,0}}, \
    {0,0,0,0,0,0,0, {0x20,0x8000,0}}, \
    0\
}

```

}  
Module specific Default values for the Hardware setup structure.

---

## Chapter 9 PLL Module

---

---

---

### Topics

<a href="#">9.1 Overview</a>
------------------------------

<a href="#">9.2 Functions</a>
-------------------------------

<a href="#">9.3 Data Structures</a>
-------------------------------------

<a href="#">9.4 Enumerations</a>
----------------------------------

<a href="#">9.5 Macros</a>
----------------------------

---

## 9.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within PLLC module.

The PLL controller features software-configurable PLL multiplier controller (PLLM), dividers (D0, D1, D2, and D3), and reset controller. The PLL controller offers flexibility and convenience by way of software-configurable multiplier and dividers to modify the input signal internally. The resulting clock outputs are passed to the DSP core, peripherals, and other modules inside the DSP.

- The input reference clocks to the PLL controller:
  - OSCIN: output signal from on-chip oscillator
  
- The resulting output clocks from the PLL controller:
  - AUXCLK: internal clock output signal directly from CLKIN or OSCIN.
  - SYSCLK1: internal clock output of divider D1.
  - SYSCLK2: internal clock output of divider D2.
  - SYSCLK3: internal clock output of divider D3.

## 9.2 Functions

This section lists the functions available in the PLLC module.

### 9.2.1 CSL\_pllInit

**CSL\_Status** CSL\_pllInit ( [CSL\\_PllContext](#) \* *pContext* )

#### Description

This is the initialization function for the pll CSL. The function must be called before calling any other API from this CSL. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

<code>pContext</code>	Pointer to module-context. As per doesn't have any context based information user is expected to pass NULL.
-----------------------	---

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysInit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status status;
...
CSL_pllInit(NULL);
...

```

### 9.2.2 CSL\_pllOpen

[CSL\\_PllCHandle](#) CSL\_pllOpen ( [CSL\\_PllObj](#) \* *pPllObj*,  
 CSL\_InstNum *pllNum*,  
[CSL\\_PllParam](#) \* *pPllParam*,  
 CSL\_Status \* *pStatus*  
 )

---

**Description**

This function returns the handle to the PLL controller instance. This handle is passed to all other CSL APIs.

**Arguments**

<code>pllObj</code>	Pointer to pll object.
<code>pllNum</code>	Instance of pll CSL to be opened. There is only one instance of the pll available. So, the value for this parameter will always be <code>CSL_PLLC</code> .
<code>pPllcParam</code>	Module specific parameters.
<code>pStatus</code>	Status of the function call

**Return Value**

`CSL_PllcHandle`

Valid pll handle is returned, if status value is equal to `CSL_SOK`.

**Pre Condition**

`CSL_pllcnit()` must be called successfully before calling this function.

**Post Condition**

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid pll handle is returned
- `CSL_ESYS_FAIL` - The pll instance is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

2. PLLC object structure is populated.

**Modifies**

1. The status variable
2. PLLC object structure

**Example**

```

CSL_Status          status;
CSL_PllcObj         pllObj;
CSL_PllcHandle      hPllc;
...
hPllc = CSL_pllOpen(&pllObj, CSL_PLLC, NULL, &status);
...

```

### 9.2.3 CSL\_pllClose

`CSL_Status CSL_pllClose` ( [CSL\\_PllcHandle](#) `hPllc` )

**Description**

This function closes the specified instance of PLLC.

---

**Arguments**

<code>hPllc</code>	Handle to the pll
--------------------	-------------------

**Return Value**
**CSL\_Status**

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both `CSL_pllInit()` and `CSL_pllOpen()` must be called successfully in order before calling this function.

**Post Condition**

None

**Modifies**

The peripheral object structure.

**Example**

```

CSL_PllcHandle  hPllc;
CSL_Status      status;
...
status = CSL_pllClose(hPllc);
...

```

## 9.2.4 CSL\_pllHwSetup

**CSL\_Status** **CSL\_pllHwSetup** ( [CSL\\_PllcHandle](#) *hPllc*,  
[CSL\\_PllcHwSetup](#) \* *hwSetup*  
)

**Description**

It configures the pll registers as per the values passed in the hardware setup structure.

**Arguments**

<code>hPllc</code>	Handle to the pll
<code>hwSetup</code>	Pointer to hardware setup structure

**Return Value**
**CSL\_Status**

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

---

**Pre Condition**

Both CSL\_pllcnit() and CSL\_pllOpen() must be called successfully in order before calling this function.

**Post Condition**

PLL controller registers are configured according to the hardware setup parameters

**Modifies**

PLL controller registers

**Example**

```

CSL_PllcHandle    hPllc;
CSL_PllcObj       pllObj;
CSL_PllcHwSetup   hwSetup;
CSL_Status        status;

...

hPllc = CSL_pllOpen(&pllObj, CSL_PLLC, NULL, &status);

status = CSL_pllHwSetup(hPllc, &hwSetup);
...

```

## 9.2.5 CSL\_pllHwControl

```

CSL_Status CSL_pllHwControl      ( CSL\_PllcHandle           hPllc,
                                   CSL\_PllcHwControlCmd      cmd,
                                   void *                          arg
                                   )

```

**Description**

Takes a command of PLLC with an optional argument and implements it.

**Arguments**

hPllc	Handle to the PLLC instance
cmd	The command to this API indicates the action to be taken on PLLC.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

- CSL\_ESYS\_INVPARAMS - Invalid parameter
- CSL\_ESYS\_NOTSUPPORTED - Action Not Supported

**Pre Condition**

Both CSL\_pllclnit() and CSL\_pllOpen() must be called successfully in order before calling this function.

**Post Condition**

PLL registers are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

The hardware registers of PLLC.

**Example**

```

CSL_PllcHandle      hPllc;
CSL_PllcHwControlCmd  cmd = CSL_PLLC_CMD_SET_MODE;
CSL_PllcMode        arg = CSL_PLLC_PLL_MODE;
...
status = CSL_pllHwControl (hPllc, cmd, &arg);
...

```

## 9.2.6 CSL\_pllGetHwStatus

```

CSL_Status CSL_pllGetHwStatus ( CSL\_PllcHandle      hPllc,
                                CSL\_PllcHwStatusQuery  query,
                                void *          response
                                )

```

**Description**

Gets the status of the different operations of PLLC.

**Arguments**

hPllc	Handle to the PLLC instance
query	The query to this API of PLLC that indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter
- CSL\_ESYS\_NOTSUPPORTED- Action Not Supported

**Pre Condition**

Both CSL\_pllclnit() and CSL\_pllOpen() must be called successfully in order before calling this function

**Post Condition**

None

**Modifies**

The input argument "response" is modified.

**Example**

```

CSL_PllcHandle          hPllc;
CSL_PllcHwStatusQuery  query= CSL_PLLC_QUERY_OSC_STATE;
CSL_PllcState          response;
...
status = CSL_pllGetHwStatus (hPllc, query, &response);
...

```

## 9.2.7 CSL\_pllHwSetupRaw

**CSL\_Status** CSL\_pllHwSetupRaw ( [CSL\\_PllcHandle](#) *hPllc*,  
[CSL\\_PllcConfig](#) \* *config*  
)

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values and may perform other functions (delays, etc.)

**Arguments**

hPllc	Handle to the PLLC instance
config	Pointer to config structure

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized
- CSL\_ESYS\_NOTSUPPORTED - Action not supported. (System not in bypass mode. If the mode is not bypass mode and the developer tries to write into D0 or PLLM registers or tries to set the pll in powerdown state, then this error status is returned)

**Pre Condition**

Both CSL\_pllclnit() and CSL\_pllOpen() must be called successfully in order before calling this function

**Post Condition**

The registers of the specified PLLC instance will be setup according to input configuration structure values.

**Modifies**

Hardware registers of the specified PLLC instance.

**Example**

```

CSL_PllcHandle      hPllc;
CSL_PllcConfig      config = CSL_PLLC_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_pllcHwSetupRaw (hPllc, &config);
...

```

## 9.2.8 CSL\_pllcGetHwSetup

```

CSL_Status CSL_pllcGetHwSetup ( CSL\_PllcHandle      hPllc,
                               CSL\_PllcHwSetup * hwSetup
                               )

```

**Description**

It retrieves the hardware setup parameters of the pllcc specified by the given handle.

**Arguments**

hPllc	Handle to the pllcc
hwSetup	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

Both CSL\_pllcnit() and CSL\_pllccOpen() must be called successfully in order before calling this function.

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters

**Modifies**

hwSetup variable

**Example**

```

CSL_PllcHandle      hPllc;

```

```

CSL_PllcHwSetup  hwSetup;
CSL_Status       status;
...
status = CSL_pllGetHwSetup(hPllc, &hwSetup);
...

```

## 9.2.9 CSL\_pllGetBaseAddress

**CSL\_Status CSL\_pllGetBaseAddress** ( **CSL\_InstNum** *pllNum,*  
[CSL\\_PllcParam](#) \* *pPllcParam,*  
[CSL\\_PllcBaseAddress](#) \* *pBaseAddress*  
**)**

### Description

This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_pllOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral. MMRs go to an alternate location.

### Arguments

<code>pllNum</code>	Specifies the instance of the pll to be opened
<code>pPllcParam</code>	Module specific parameters.
<code>pBaseAddress</code>	Pointer to base address structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid.
- CSL\_ESYS\_INVPARAMS Invalid parameter

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```

CSL_Status       status;
CSL_PllcBaseAddress  baseAddress;
...

```

---

```
status = CSL_pllGetBaseAddress(CSL_PLLC_CNT, NULL,  
                               &baseAddress);  
...
```

---

## 9.3 Data Structures

This section lists the data structures available in the PLLC module.

### 9.3.1 CSL\_PllcObj

#### Detailed Description

PLLC object structure.

#### Field Documentation

##### **CSL\_InstNum CSL\_PllcObj::pllNum**

Instance of pll being referred by this object

##### **CSL\_PllcRegsOvly CSL\_PllcObj::regs**

Pointer to the register overlay structure of the pll

### 9.3.2 CSL\_PllcContext

#### Detailed Description

Module specific context information. Present implementation of pll CSL doesn't have any context information.

#### Field Documentation

##### **UInt16 CSL\_PllcContext::contextInfo**

Context information of pll CSL. The declaration is just a placeholder for future implementation.

### 9.3.3 CSL\_PllcParam

#### Detailed Description

Module specific parameters. Present implementation of pll CSL doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_PllcParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 9.3.4 CSL\_PllcHwSetup

#### Detailed Description

Hardware setup structure for PLLC.

#### Field Documentation

##### **[CSL\\_PllcDivEnable](#) CSL\_PllcHwSetup::div0Enable**

Divider 0 enable/disable and its divider ratio

##### **[CSL\\_PllcDivEnable](#) CSL\_PllcHwSetup::div1Enable**

---

Divider 1 enable/disable and its divider ratio

**[CSL\\_PllcDivEnable](#) [CSL\\_PllcHwSetup::div2Enable](#)**  
 Divider 2 enable/disable and its divider ratio

**[CSL\\_PllcDivEnable](#) [CSL\\_PllcHwSetup::div3Enable](#)**  
 Divider 3 enable/disable and its divider ratio

**void\* [CSL\\_PllcHwSetup::extendSetup](#)**  
 Setup that can be used for future implementation

**[CSL\\_PllcMode](#) [CSL\\_PllcHwSetup::pllMode](#)**  
 PLLC Mode BYPASS or PLL

**uint32 [CSL\\_PllcHwSetup::pllm](#)**  
 PLL Multiplier factor

### 9.3.5 [CSL\\_PllcConfig](#)

**Detailed Description**  
 Config-structure.  
 Used to configure the pll using [CSL\\_wdtHwSetupRaw\(\)](#)

#### Field Documentation

**volatile uint32 [CSL\\_PllcConfig::ALNCTL](#)**  
 PLL Align control register

**volatile uint32 [CSL\\_PllcConfig::CKEN](#)**  
 PLL Clock enable register

**volatile uint32 [CSL\\_PllcConfig::PLLCMD](#)**  
 PLL Command register

**volatile uint32 [CSL\\_PllcConfig::PLLCSR](#)**  
 pll control/status register

**volatile uint32 [CSL\\_PllcConfig::PLLDIV0](#)**  
 pll divider 0 register

**volatile uint32 [CSL\\_PllcConfig::PLLDIV1](#)**  
 pll divider 1 register

**volatile uint32 [CSL\\_PllcConfig::PLLDIV2](#)**  
 pll divider 2 register

**volatile uint32 [CSL\\_PllcConfig::PLLDIV3](#)**  
 pll divider 3 register

**volatile uint32 [CSL\\_PllcConfig::PLLM](#)**  
 pll multiplier control register

---

### 9.3.6 CSL\_PllcDivEnable

**Detailed Description**

This structure describes the divider enable state and its ratio.

**Field Documentation**

[CSL\\_PllcDivState](#) **CSL\_PllcDivEnable::divEnable**  
 Divider State (Enabled/Disabled)

**UInt32 CSL\_PllcDivEnable::pIldivRatio**  
 Divider ratio

### 9.3.7 CSL\_PllcDivCntrl

**Detailed Description**

This structure describes the divider, its state and divider ratio.  
 It can be either enabled/disabled.

**Field Documentation**

[CSL\\_PllcDivNum](#) **CSL\_PllcDivCntrl::divNum**  
 Divider number (DIV0..DIV3, OD1)

### 9.3.8 CSL\_PllcSysClkStatus

**Detailed Description**

This structure describes the sysclk and its corresponding status of the clock.

**Field Documentation**

**CSL\_PllcSysClk CSL\_PllcClkStatus::sysClock**  
 SYSCLK1 to SSYCLK8

**CSL\_PllcClkStatus CSL\_PllcClkStatus::pIIClkState**  
 Shows the status Disabled/Enabled

### 9.3.9 CSL\_PllcBaseAddress

**Detailed Description**

This structure contains the base-address information for the peripheral instance of the PLLC.

**Field Documentation**

**CSL\_PllcRegsOvly CSL\_PllcBaseAddress::regs**  
 Base-address of the configuration registers of the peripheral

## 9.4 Enumerations

This section lists the enumerations available in the PLLC module.

### 9.4.1 CSL\_PllcMode

#### enum CSL\_PllcMode

This enum describes the modes of the pll. It can either be in bypass/pll mode.

#### Enumeration values:

<i>CSL_PLLC_BYPASS</i>	The pll is in bypass mode.
<i>CSL_PLLC_PLL_MODE</i>	The pll is in pll mode.

### 9.4.2 CSL\_PllcResetState

#### enum CSL\_PllcResetState

This enum describes the reset states of the pll. It can be either released/asserted.

#### Enumeration values:

<i>CSL_PLLC_RELEASE</i>	The pll reset is released.
<i>CSL_PLLC_ASSERT</i>	The pll reset is asserted.

### 9.4.3 CSL\_PllcState

#### enum CSL\_PllcState

This enum describes the states of the pll. It can be either in operational/power down state.

#### Enumeration values:

<i>CSL_PLLC_OPERATIONAL</i>	The pll is in operational state.
<i>CSL_PLLC_PWRDN</i>	The pll is in power down state.

### 9.4.4 CSL\_PllcOscStableState

#### enum CSL\_PllcOscStableState

This enum describes the states of the Oscillator power down. It can be either in operational/power down state.

#### Enumeration values:

<i>CSL_PLLC_CLK_STABLE</i>	The pll is in operational state.
<i>CSL_PLLC_CLK_NOT_STABLE</i>	The pll is in power down state.

### 9.4.5 CSL\_PllcGoStatus

#### enum CSL\_PllcGoStatus

This enum describes the GO Operation Enabled state.

It can be in either Enabled or disabled.

**Enumeration values:**

<i>CSL_PLLC_GO_OPRN_DISABLE</i>	The GO Operation is disabled.
<i>CSL_PLLC_GO_OPRN_IN_PROGRESS</i>	The GO Operation is in progress.

### 9.4.6 CSL\_PllcClkState

**enum CSL\_PllcClkState**

This enum describes the various clocks' enable status. It can be either enabled/disabled.

**Enumeration values:**

<i>CSL_PLLC_CLK_ENABLE</i>	Clock is enabled.
<i>CSL_PLLC_CLK_DISABLE</i>	Clock is disabled.

### 9.4.7 CSL\_PllcClockStatus

**enum CSL\_PllcClockStatus**

This enum describes the clocks' enable status. It can be either ON/Gated.

**Enumeration values:**

<i>CSL_PLLC_CLK_ON</i>	Clock is On.
<i>CSL_PLLC_CLK_GATED</i>	Clock is Gated.

### 9.4.8 CSL\_PllcDivNum

**enum CSL\_PllcDivNum**

This enum describes the various dividers

**Enumeration values:**

<i>CSL_PLLC_DIV0</i>	Divider 0 selected
<i>CSL_PLLC_DIV1</i>	Divider 1 selected
<i>CSL_PLLC_DIV2</i>	Divider 2 selected
<i>CSL_PLLC_DIV3</i>	Divider 3 selected

### 9.4.9 CSL\_PllcSysClk

**enum CSL\_PllcSysClk**

This enum describes all the possible SYSCLKs.

**Enumeration values:**

<i>CSL_PLLC_SYSCLK1</i>	SYSClk1
<i>CSL_PLLC_SYSCLK2</i>	SYSClk2
<i>CSL_PLLC_SYSCLK3</i>	SYSClk3

### 9.4.10 CSL\_PllcDivState

#### Enum CSL\_PllcDivState

This enum describes the states of the pll dividers. It can be either enabled/disabled.

#### Enumeration values:

<i>CSL_PLLC_PLLDIV_ENABLE</i>	The pll divider is enabled.
<i>CSL_PLLC_PLLDIV_DISABLE</i>	The pll divider 0 is disabled.

### 9.4.11 CSL\_PllcHwControlCmd

#### enum CSL\_PllcHwControlCmd

This enum describes control commands passed to `CSL_pllcHwControl()`. This is the set of commands that are passed to `CSL_pllcHwControl()` with an optional argument type-casted to a `void*`. The arguments to be passed with each enumeration (if any) are specified next to the enumeration.

#### Enumeration values:

<i>CSL_PLLC_CMD_SET_MODE</i>	Set PLL mode: Either bypass/ pll mode Set PLL state: Either power down/ operational state.
<i>CSL_PLLC_CMD_SET_PLL_STATE</i>	Set Oscillator state: Either power down/ operational state.
<i>CSL_PLLC_CMD_SET_OSC_STATE</i>	Assert reset to pll: Either reset released/ asserted.
<i>CSL_PLLC_CMD_RESET_CONTROL</i>	Set GO Operation: Either Enable/Disable GO Operation.
<i>CSL_PLLC_CMD_SET_GO_OPN</i>	Controls aligning with the corresponding SYSCLK.
<i>CSL_PLLC_CMD_ALIGN_CONTROL</i>	Set PLLM multiplier factor.
<i>CSL_PLLC_CMD_SET_PLLM_MULFACTOR</i>	Controls the given divider by enabling/disabling the divider and/or setting the divider ratio of the given divider.
<i>CSL_PLLC_CMD_DIV_CONTROL</i>	Controls which clock is output to OBSCLK.
<i>CSL_PLLC_CMD_AUCXCLK_CONTROL</i>	Controls the AuxCLK enable/disable

### 9.4.12 CSL\_PllcHwStatusQuery

#### enum CSL\_PllcHwStatusQuery

This enum describes queries passed to `CSL_PllcGetHwStatus()`. This is used to get the status of different operations. The arguments to be passed with each enumeration if any are specified next to the enumeration.

#### Enumeration values:

<i>CSL_PLLC_QUERY_MODE</i>	Queries PLL Controller Mode (bypass/ pll)
	Queries PLL Controller State (operational/ powerdown).

#### Parameters:

---

<i>CSL_PLLC_QUERY_STATE</i>	<p style="text-align: right;"><i>(CSL_PllcState*)</i></p> <p>Queries Oscillator Powerdown State (operational/ powerdown).</p> <p><b>Parameters:</b> <i>(CSL_PllcState*)</i></p>
<i>CSL_PLLC_QUERY_OSC_STATE</i>	<p>Queries PLL Controller Reset (reset released/ asserted).</p> <p><b>Parameters:</b> <i>(CSL_PllcResetState*)</i></p>
<i>CSL_PLLC_QUERY_RESET</i>	<p>Queries PLL Controller DISABLE (Disable released/ asserted).</p> <p><b>Parameters:</b> <i>(CSL_PllcDisableState*)</i></p>
<i>CSL_PLLC_QUERY_DISABLE</i>	<p>Queries Oscillator Input stable state (stable/ Not stable).</p> <p><b>Parameters:</b> <i>(CSL_PllcOscStableState*)</i></p>
<i>CSL_PLLC_QUERY_OSC_STABLE_STATE</i>	<p>Queries PLL Core Lock Status (LOCKED / UNLOCKED).</p> <p><b>Parameters:</b> <i>(CSL_PllcLockState*)</i></p>
<i>CSL_PLLC_QUERY_LOCK_STATE</i>	<p>Queries Go Operation Enabled Status (Enabled/Disabled).</p> <p><b>Parameters:</b> <i>(CSL_PllcGoState*)</i></p>
<i>CSL_PLLC_QUERY_GOEN_STATE</i>	<p>Queries Go transition Status (Enabled/Disabled).</p> <p><b>Parameters:</b> <i>(CSL_PllcGoStatus*)</i></p>
<i>CSL_PLLC_QUERY_GOSTAT</i>	<p>Queries PLL Controller Multiplier multiplication factor.</p> <p><b>Parameters:</b> <i>(CSL_BitMask16*)</i></p>
<i>CSL_PLLC_QUERY_PLLM_MUL_FACTOR</i>	<p>Queries PLL Controller Divider state (enabled/ disabled) and its divider ratio.</p> <p><b>Parameters:</b> <i>(CSL_PllcDivCntrl*)</i></p>
<i>CSL_PLLC_QUERY_DIVIDER_STATE</i>	<p>Queries OBSCLK Selected state.</p> <p><b>Parameters:</b> <i>(CSL_PllcObsclkSelState*)</i></p>
<i>CSL_PLLC_QUERY_CLK_STATE</i>	<p>Queries the given SYSCLK clock state (ON/Gated).</p> <p><b>Parameters:</b> <i>(CSL_PllcSysClkStatus*)</i></p>

## 9.5 Macros

**#define CSL\_PLLC\_CONFIG\_DEFAULTS**

**Value:**

```
{ \
    CSL_PLLC_PLLCSR_RESETVAL, \
    CSL_PLLC_PLLM_RESETVAL, \
    CSL_PLLC_PLLDIV0_RESETVAL, \
    CSL_PLLC_PLLDIV1_RESETVAL, \
    CSL_PLLC_PLLDIV2_RESETVAL, \
    CSL_PLLC_PLLDIV3_RESETVAL, \
    CSL_PLLC_PLLCMD_RESETVAL, \
    CSL_PLLC_ALNCTL_RESETVAL, \
    CSL_PLLC_CKEN_RESETVAL \
}
```

Default values for config structure.

**#define CSL\_PLLC\_HWSETUP\_DEFAULTS**

**Value:**

```
{ \
    CSL_PLLC_BYPASS, \
    {CSL_PLLC_PLLDIV_ENABLE, 0x0}, \
    {CSL_PLLC_PLLDIV_ENABLE, 0x0}, \
    {CSL_PLLC_PLLDIV_ENABLE, 0x1}, \
    {CSL_PLLC_PLLDIV_ENABLE, 0x2}, \
    CSL_PLLC_PLLM_RESETVAL, \
    NULL \
}
```

Default hardware setup parameters.

**#define DELAY\_200MS 6000**

pll global macro declarations

---

## Chapter 10 RTI Module

---

---

---

### Topics

<a href="#"><u>10.1 Overview</u></a>
--------------------------------------

<a href="#"><u>10.2 Functions</u></a>
---------------------------------------

<a href="#"><u>10.3 Data Structures</u></a>
---

<a href="#"><u>10.4 Enumerations</u></a>
--

<a href="#"><u>10.5 Macros</u></a>
------------------------------------

---

## 10.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within RTI module.

The Real Time Interrupt Module (RTI) provides timer functionality for operating systems and for benchmarking code. The Module incorporates several counters, which define the time bases needed for scheduling in the operating system.

The timers also give the ability to benchmark certain areas of code by reading the counter contents at the beginning and the end of the desired code range and calculating the difference between the values.

The following features are supported on :

- ❑ Clock Free Running Counters from RTICK = SYSCLK2
- ❑ Four Output Compares for Event Generation
- ❑ Two Input Captures to Measure Input Sample Rates With Respect to SYSCLK2
- ❑ Digital Watchdog {disabled by default, must be enabled by software}
- ❑ Interrupt and DMA Event Generation

## 10.2 Functions

This section lists the functions available in the RTI module.

### 10.2.1 CSL\_rtiInit

**CSL\_Status** CSL\_rtiInit ( [CSL\\_RtiContext](#) \* *pContext* )

#### Description

This is the initialization function for the real time interrupt CSL. This function needs to be called before any RTI CSL functions are to be called. This function is idem-potent. Currently, this function does not perform anything.

#### Arguments

<i>pContext</i>	Pointer to module-context. As real time interrupt doesn't have any context based information user is expected to pass NULL.
-----------------	---

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysInit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status      status;
...

status = CSL_rtiInit(NULL);
...

```

### 10.2.2 CSL\_rtiOpen

[CSL\\_RtiHandle](#) CSL\_rtiOpen ( [CSL\\_RtiObj](#) \* *pRtiObj*,  
CSL\_InstNum *rtiNum*,  
[CSL\\_RtiParam](#) \* *pRtiParam*,  
CSL\_Status \* *pStatus*  
)

---

**Description**

This function returns the handle to the Real time interrupt controller instance. This handle is passed to all other CSL APIs.

**Arguments**

pRtiObj	Pointer to Real time interrupt object.
rtiNum	Instance of Real time interrupt CSL to be opened. There is only one instance of the Real time interrupt available. Therefore, the value for this parameter will be CSL_RTI always.
pRtiParam	Module specific parameters.
pStatus	Status of the function call

**Return Value**

CSL\_RtiHandle

Valid Real time interrupt handle will be returned if status value is equal to CSL\_SOK.

**Pre Condition**

The RTI must be successfully initialized via *CSL\_rtiInit()* before calling this function

**Post Condition**

1. The status is returned in the status variable. If status returned is

- CSL\_SOK Valid - Real time interrupt handle is returned
- CSL\_ESYS\_FAIL - The Real time interrupt instance is invalid

2. Real time interrupt object structure is populated.

**Modifies**

1. The status variable
2. Real time interrupt object structure

**Example**

```

CSL_Status          status;
CSL_RtiObj          rtiObj;
CSL_RtiHandle       hRti;
...
hRti = CSL_rtiOpen (&rtiObj, CSL_RTI, NULL, &status);
...

```

### 10.2.3 CSL\_rtiClose

**CSL\_Status CSL\_rtiClose** ( [CSL\\_RtiHandle](#) *hRti* )

**Description**

This function marks that CSL for the real time interrupt instance is closed. CSL for the real time interrupt instance need to be reopened before using any real time interrupt CSL API.

**Arguments**

hRti	Handle to the real time interrupt instance
------	--

**Return Value**

CSL\_Status

- CSL\_SOK - Real Time Interrupt is closed successfully.
- CSL\_ESYS\_BADHANDLE - The handle passed is invalid

**Pre Condition**

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

**Post Condition**

The real time interrupt CSL APIs can not be called until the real time interrupt CSL is reopened again using CSL\_rtiOpen()

**Modifies**

None

**Example**

```

CSL_RtiHandle  hRti;
CSL_Status     status;
...
status = CSL_rtiClose (hRti);
...
    
```

## 10.2.4 CSL\_rtiHwSetup

**CSL\_Status CSL\_rtiHwSetup** ( [CSL\\_RtiHandle](#) *hRti*,  
[CSL\\_RtiHwSetup](#) \* *hwSetup* )

**Description**

It configures the Real time interrupt registers as per the values passed in the hardware setup structure.

**Arguments**

hRti	Handle to the Real time interrupt
hwSetup	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

**Post Condition**

Real time interrupt registers are configured according to the hardware setup parameters.

**Modifies**

Real time interrupt registers

**Example**

```

CSL_RtiHandle      hRti;
CSL_RtiObj         rtiObj;
CSL_Status         status;
CSL_RtiHwSetup     hwSetup;
...
hRti = CSL_rtiOpen (&rtiObj, CSL_RTI, NULL, &status);

hwSetup.contOnSuspend = CSL_RTI_COUNTERS_RUN;
hwSetup.blk0ExtnCntl  = CSL_RTI_CAPTURE_EVENT_SOURCE0;
hwSetup.blk1ExtnCntl  = CSL_RTI_CAPTURE_EVENT_SOURCE0;
hwSetup.compare0Cntl  = CSL_RTI_FRC0_COMPARE_ENABLE;
hwSetup.compare1Cntl  = CSL_RTI_FRC0_COMPARE_ENABLE;
hwSetup.compare2Cntl  = CSL_RTI_FRC0_COMPARE_ENABLE;
hwSetup.compare3Cntl  = CSL_RTI_FRC0_COMPARE_ENABLE;
hwSetup.counters.frc0Counter = FRC0_TEST_VALUE;
hwSetup.counters.uc0Counter = UC0_TEST_VALUE;
hwSetup.counters.frc1Counter = FRC1_TEST_VALUE;
hwSetup.counters.uc1Counter = UC1_TEST_VALUE;
hwSetup.compareUpCntrs.compareUpCntr0 = UC0_COMP_VALUE;
hwSetup.compareUpCntrs.compareUpCntr1 = UC1_COMP_VALUE;
hwSetup.compVal.comp0Val = COMPARE0_VALUE;
hwSetup.compVal.comp1Val = COMPARE1_VALUE;
hwSetup.compVal.comp2Val = COMPARE2_VALUE;
hwSetup.compVal.comp3Val = COMPARE3_VALUE;
hwSetup.updateCompVal.updateComp0Val = UPDATE_COMPARE0_VALUE;
hwSetup.updateCompVal.updateComp1Val = UPDATE_COMPARE1_VALUE;
hwSetup.updateCompVal.updateComp2Val = UPDATE_COMPARE2_VALUE;
hwSetup.updateCompVal.updateComp3Val = UPDATE_COMPARE3_VALUE;
hwSetup.intEnable.compIntr0En = FALSE;
hwSetup.intEnable.compIntr1En = FALSE;
hwSetup.intEnable.compIntr2En = FALSE;
hwSetup.intEnable.compIntr3En = FALSE;
hwSetup.intEnable.ovlInt0En = FALSE;
hwSetup.intEnable.ovlInt0En = FALSE;
hwSetup.dmaReq.dmareq0En = FALSE;
hwSetup.dmaReq.dmareq1En = FALSE;
hwSetup.dmaReq.dmareq2En = FALSE;
hwSetup.dmaReq.dmareq3En = FALSE;
hwSetup.preLoadWatchdog = 0x1FFF;

```

```
status = CSL_rtiHwsetup (hRti, &hwSetup);
...
```

## 10.2.5 CSL\_rtiHwSetupRaw

```
CSL_Status CSL_rtiHwSetupRaw ( CSL\_RtiHandle hRti,
                               CSL\_RtiConfig * config
                             )
```

### Description

This function initializes the device registers with the register-values provided through the Config Data structure.

### Arguments

hRti	Handle to the RTI instance
config	Pointer to config structure

### Return Value

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

### Pre Condition

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

### Post Condition

The registers of the specified RTI instance will be setup according to value passed.

### Modifies

Hardware registers of the specified RTI instance

### Example

```
CSL_RtiHandle hRti;
CSL_RtiConfig config = CSL_RTI_CONFIG_DEFAULTS;
CSL_Status status;
...
status = CSL_rtiHwSetupRaw (hRti, &config);
...
```

## 10.2.6 CSL\_rtiGetHwSetup

```
CSL_Status CSL_rtiGetHwSetup ( CSL\_RtiHandle hRti,
```

[CSL\\_RtiHwSetup](#) \*

*hwSetup*

)

### Description

It retrieves the hardware setup parameters of the real time interrupt module specified by the given handle.

### Arguments

hRti	Handle to the real time interrupt
hwSetup	Pointer to the hardware setup structure

### Return Value

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid

### Pre Condition

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

### Post Condition

The hardware setup structure is populated with the hardware setup parameters.

### Modifies

hwSetup variable

### Example

```

CSL_RtiHandle  hRti;
CSL_RtiHwSetup hwSetup;
...
status = CSL_rtiGetHwSetup(hRti, &hwSetup);
...
    
```

## 10.2.7 CSL\_rtiHwControl

CSL\_Status CSL\_rtiHwControl

( [CSL\\_RtiHandle](#)  
[CSL\\_RtiHwControlCmd](#)

*hRti,*

*cmd,*

*void \**

*cmdArg*

)

### Description

This function performs various control operations on the real time interrupt, based on the command passed.

### Arguments

hRti	Handle to the real time interrupt
cmd	Operation to be performed on the real time interrupt
cmdArg	Argument specific to the command

**Return Value**

CSL\_Status

- CSL\_SOK - Command execution successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command

**Pre Condition**

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

**Post Condition**

Real time interrupt registers are configured according to the command and the command arguments. The command determines which registers are modified.

**Modifies**

Real time interrupt registers determined by the command

**Example**

```

CSL_RtiHandle  hRti;
Uint32  dwdCounterDis = 0x5312ACED;
...
status = CSL_rtiHwControl(hRti, CSL_RTI_CMD_DWD_ENABLE,
                          &dwdCounterDis);
...

```

## 10.2.8 CSL\_rtiGetHwStatus

```

CSL_Status CSL_rtiGetHwStatus ( CSL\_RtiHandle          hRti,
                               CSL\_RtiHwStatusQuery   query,
                               void *                    response
                               )

```

**Description**

This function is used to get the value of various parameters of the real time interrupt. The value returned depends on the query passed.

**Arguments**

hRti	Handle to the real time interrupt
query	Query to be performed.

response	Pointer to buffer to return the data requested by the query passed
----------	--

**Return Value**

CSL\_Status

- CSL\_SOK - Successful completion of the query
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Query command not supported

**Pre Condition**

Both CSL\_rtiInit() and CSL\_rtiOpen() must be called successfully in order before calling this function.

**Post Condition**

Data requested by the query is returned through the variable "response".

**Modifies**

The input argument "response" is modified.

**Example**

```

  Uint32      count = 0;
  CSL_Status  status;
  ...
  status = CSL_rtiGetHwStatus(hRti,
                             CSL_RTI_QUERY_CUR_FRC0_CNT,
                             &count);
  ...

```

## 10.2.9 CSL\_rtiGetBaseAddress

```

CSL_Status CSL_rtiGetBaseAddress ( CSL_InstNum      rtiNum,
                                     CSL\_RtiParam * pRtiParam,
                                     CSL\_RtiBaseAddress * pBaseAddress
                                   )

```

**Description**

Function to get the base address of the peripheral instance. This function is used for getting the base address of the peripheral instance. This function will be called inside the CSL\_rtiOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and there by allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

rtiNum	Specifies the instance of the RTI to be opened.
pRtiParam	Module specific parameters.

---

<code>pBaseAddress</code>	Pointer to baseaddress structure containing base address details.
---------------------------	---

**Return Value**

CSL\_Status

- CSL\_SOK - Open call is successful
- CSL\_ESYS\_FAIL - The instance number is invalid.

**Pre Condition**

None

**Post Condition**

Base Address structure is populated.

**Modifies**

1. The status variable
2. Base address structure is modified.

**Example**

```
CSL_Status      status;  
CSL_RtiBaseAddress  baseAddress;  
  
...  
status = CSL_rtiGetBaseAddress(CSL_RTI, NULL, &baseAddress);  
...
```

---

## 10.3 Data Structures

This section lists the data structures available in the RTI module.

### 10.3.1 CSL\_RtiObj

#### Detailed Description

Real Time Interrupt object structure.

#### Field Documentation

##### **CSL\_InstNum CSL\_RtiObj::perNum**

Specifies a particular instance of real time interrupt

##### **CSL\_RtiRegsOvly CSL\_RtiObj::regs**

Pointer to the register overlay structure for the peripheral

### 10.3.2 CSL\_RtiConfig

#### Detailed Description

Configuration structure. This is used to configure real time interrupt instance using CSL\_rtiHwSetupRaw function.

#### Field Documentation

##### **volatile Uint32 CSL\_RtiConfig::RTICAPCTRL**

RTI Capture Control Register

##### **volatile Uint32 CSL\_RtiConfig::RTICLEARINT**

RTI Clear/Status Interrupt Register

##### **volatile Uint32 CSL\_RtiConfig::RTICOMP0**

RTI Compare 0 Register

##### **volatile Uint32 CSL\_RtiConfig::RTICOMP1**

RTI Compare 1 Register

##### **volatile Uint32 CSL\_RtiConfig::RTICOMP2**

RTI Compare 2 Register

##### **volatile Uint32 CSL\_RtiConfig::RTICOMP3**

RTI Compare 3 Register

##### **volatile Uint32 CSL\_RtiConfig::RTICOMPCTRL**

RTI Compare Control Register

##### **volatile Uint32 CSL\_RtiConfig::RTICPUC0**

RTI Compare Up Counter 0 Register

##### **volatile Uint32 CSL\_RtiConfig::RTICPUC1**

RTI Compare Up Counter 1 Register

##### **volatile Uint32 CSL\_RtiConfig::RTIDWDCTRL**

---

Digital Watchdog Control Register

**volatile Uint32 CSL\_RtiConfig::RTIDWDPRLD**  
Digital Watchdog Preload Register

**volatile Uint32 CSL\_RtiConfig::RTIFRC0**  
RTI Free Running Counter 0 Register

**volatile Uint32 CSL\_RtiConfig::RTIFRC1**  
RTI Free Running Counter 1 Register

**volatile Uint32 CSL\_RtiConfig::RTIGCTRL**  
RTI Global Control Register

**volatile Uint32 CSL\_RtiConfig::RTISETINT**  
RTI Set/Status Interrupt Register

**volatile Uint32 CSL\_RtiConfig::RTIUC0**  
RTI Up Counter 0 Register

**volatile Uint32 CSL\_RtiConfig::RTIUC1**  
RTI Up Counter 1 Register

**volatile Uint32 CSL\_RtiConfig::RTIUDCP0**  
RTI Update Compare 0 Register

**volatile Uint32 CSL\_RtiConfig::RTIUDCP1**  
RTI Update Compare 1 Register

**volatile Uint32 CSL\_RtiConfig::RTIUDCP2**  
RTI Update Compare 2 Register

**volatile Uint32 CSL\_RtiConfig::RTIUDCP3**  
RTI Update Compare 3 Register

**volatile Uint32 CSL\_RtiConfig::RTIWDKEY**  
Watchdog Key Register

### 10.3.3 CSL\_RtiParam

#### Detailed Description

Module specific parameters. Present implementation doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_RtiParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 10.3.4 CSL\_RtiContext

#### Detailed Description

---

Module specific context information. Present implementation doesn't have any Context information.

### Field Documentation

#### UInt16 CSL\_RtiContext::contextInfo

Context information of Real Time Interrupt. The declaration is just a placeholder for future implementation.

## 10.3.5 CSL\_RtiHwSetup

### Detailed Description

Hardware setup structure.

### Field Documentation

#### [CSL\\_RtiExtnControl](#) CSL\_RtiHwSetup::blk0ExtnCntl

Select capture event source0/capture event source1 for block0

#### [CSL\\_RtiExtnControl](#) CSL\_RtiHwSetup::blk1ExtnCntl

Select capture event source0/capture event source1 for block1

#### [CSL\\_RtiCompareCntl](#) CSL\_RtiHwSetup::compare0Cntl

Select compare counter FRC0/FRC1

#### [CSL\\_RtiCompareCntl](#) CSL\_RtiHwSetup::compare1Cntl

Select compare counter FRC0/FRC1

#### [CSL\\_RtiCompareCntl](#) CSL\_RtiHwSetup::compare2Cntl

Select compare counter FRC0/FRC1

#### [CSL\\_RtiCompareCntl](#) CSL\_RtiHwSetup::compare3Cntl

Select compare counter FRC0/FRC1

#### [CSL\\_RtiCompUpCounter](#) CSL\_RtiHwSetup::compareUpCntl

Set values for Compare up counters

#### [CSL\\_RtiCompareVal](#) CSL\_RtiHwSetup::compVal

Set compare register values

#### [CSL\\_RtiContOnSuspend](#) CSL\_RtiHwSetup::contOnSuspend

Stop/continue counters

#### [CSL\\_RtiCounters](#) CSL\_RtiHwSetup::counters

Set value for counters

#### [CSL\\_RtiDmaReq](#) CSL\_RtiHwSetup::dmaReqEn

Configuration to enable dma Request

#### [CSL\\_RtiIntrConfig](#) CSL\_RtiHwSetup::intConfig

Configuration to enable the interrupt

#### UInt16 CSL\_RtiHwSetup::preLoadWatchdog

Set preload value for digital watchdog

---

[CSL\\_RtiUpdateCompVal](#) **CSL\_RtiHwSetup::updateCompVal**  
Set update compare register values

### 10.3.6 CSL\_RtiBaseAddress

#### Detailed Description

This structure contains the base-address information for the peripheral instance.

#### Field Documentation

##### CSL\_RtiRegsOvly CSL\_RtiBaseAddress::regs

Base-address of the Configuration registers of the peripheral

### 10.3.7 CSL\_RtiCompUpCounter

#### Detailed Description

This structure is used to set compare up counter values.

#### Field Documentation

##### UInt32 CSL\_RtiCompUpCounter::compareUpCntr0

Set Compare Up counter0 value

##### UInt32 CSL\_RtiCompUpCounter::compareUpCntr1

Set Compare Up counter1 value

### 10.3.8 CSL\_RtiCounters

#### Detailed Description

This structure is used to set Up counters and Free running counters values.

#### Field Documentation

##### UInt32 CSL\_RtiCounters::frc0Counter

Set Free Running Counter0 value

##### UInt32 CSL\_RtiCounters::frc1Counter

Set Free Running Counter1 value

##### UInt32 CSL\_RtiCounters::uc0Counter

Set Up Counter0 value

##### UInt32 CSL\_RtiCounters::uc1Counter

Set Up Counter1 value

### 10.3.9 CSL\_RtiCompareVal

#### Detailed Description

This structure is used to set Compare register values.

#### Field Documentation

##### UInt32 CSL\_RtiCompareVal::comp0Val

Set Compare0 value

**UInt32 CSL\_RtiCompareVal::comp1Val**  
Set Compare1 value

**UInt32 CSL\_RtiCompareVal::comp2Val**  
Set Compare2 value

**UInt32 CSL\_RtiCompareVal::comp3Val**  
Set Compare3 value

### 10.3.10 CSL\_RtiUpdateCompVal

#### Detailed Description

This structure is used to set Update Compare register values.

#### Field Documentation

**UInt32 CSL\_RtiUpdateCompVal::updateComp0Val**  
Set Update Compare0 value

**UInt32 CSL\_RtiUpdateCompVal::updateComp1Val**  
Set Update Compare1 value

**UInt32 CSL\_RtiUpdateCompVal::updateComp2Val**  
Set Update Compare2 value

**UInt32 CSL\_RtiUpdateCompVal::updateComp3Val**  
Set Update Compare3 value

### 10.3.11 CSL\_RtiDmaReq

#### Detailed Description

This structure is used enable/disable the DMA requests.

#### Field Documentation

**Bool CSL\_RtiDmaReq::dmaReq0En**  
Enable/Disable DMA request0

**Bool CSL\_RtiDmaReq::dmaReq1En**  
Enable/Disable DMA request1

**Bool CSL\_RtiDmaReq::dmaReq2En**  
Enable/Disable DMA request2

**Bool CSL\_RtiDmaReq::dmaReq3En**  
Enable/Disable DMA request3

### 10.3.12 CSL\_RtiIntrConfig

#### Detailed Description

This structure is used enable/disable the Interrupts.

---

**Field Documentation**

**Bool CSL\_RtiIntrConfig::complIntr0En**  
Enable/Disable Interrupt0

**Bool CSL\_RtiIntrConfig::complIntr1En**  
Enable/Disable Interrupt1

**Bool CSL\_RtiIntrConfig::complIntr2En**  
Enable/Disable Interrupt2

**Bool CSL\_RtiIntrConfig::complIntr3En**  
Enable/Disable Interrupt3

**Bool CSL\_RtiIntrConfig::ovlIntr0En**  
Enable/Disable Overflow Interrupt0

**Bool CSL\_RtiIntrConfig::ovlIntr1En**  
Enable/Disable Overflow Interrupt1

## 10.4 Enumerations

This section lists the enumerations available in the RTI module.

### 10.4.1 CSL\_RtiContOnSuspend

#### enum CSL\_RtiContOnSuspend

Enumeration for Start/Continue Counters when device is in debug mode.

##### Enumeration values:

<i>CSL_RTI_COUNTERS_STOP</i>	Stop the Counters in debug mode
<i>CSL_RTI_COUNTERS_RUN</i>	Continue the counters in debug mode

### 10.4.2 CSL\_RtiExtnControl

#### enum CSL\_RtiExtnControl

Enumeration for Configure external interrupt source for both UC0 and FRC0 and configure external interrupt source for both UC1 and FRC1.

##### Enumeration values:

<i>CSL_RTI_CAPTURE_EVENT_SOURCE0</i>	Enable capture event triggered by Capture Event Source 0
<i>CSL_RTI_CAPTURE_EVENT_SOURCE1</i>	Enable capture event triggered by Capture Event Source 1

### 10.4.3 CSL\_RtiCompareCntl

#### enum CSL\_RtiCompareCntl

Enumeration for free running counters with which compare registers value is compared.

##### Enumeration values:

<i>CSL_RTI_FRC0_COMPARE_ENABLE</i>	Enable compare with FRC0
<i>CSL_RTI_FRC1_COMPARE_ENABLE</i>	Enable compare with FRC1

### 10.4.4 CSL\_RtiHwControlCmd

#### enum CSL\_RtiHwControlCmd

Enumeration for hardware control commands.

##### Enumeration values:

<i>CSL_RTI_CMD_START_BLOCK0</i>	Start the Block0 Counters <b>Parameters:</b> (None)
<i>CSL_RTI_CMD_STOP_BLOCK0</i>	Stop the Block0 Counters. <b>Parameters:</b> (None)
<i>CSL_RTI_CMD_START_BLOCK1</i>	Start the Block1 Counters. <b>Parameters:</b> (None)

---

<code>CSL_RTI_CMD_STOP_BLOCK1</code>	Stop the Block1 Counters. <b>Parameters:</b> (None )
<code>CSL_RTI_CMD_CLEAR_INT0</code>	Clear the Compare Interrupt0. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_INT1</code>	Clear the Compare Interrupt1. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_INT2</code>	Clear the Compare Interrupt2. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_INT3</code>	Clear the Compare Interrupt3. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_OVFINT0</code>	Clear the Overflow Interrupt0. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_OVFINT1</code>	Clear the Overflow Interrupt1. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_DWD_ENABLE</code>	Enable Digital Watchdog. <b>Parameters:</b> (None )
<code>CSL_RTI_CMD_DWD_DISABLE</code>	Disable Digital Watchdog. <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_CLEAR_DWD</code>	Clear Digital Watchdog status.  <b>Parameters:</b> (None)
<code>CSL_RTI_CMD_WDKEY</code>	Set the Digital Watchdog Key <b>Parameters:</b> (None)

## 10.4.5 CSL\_RtiHwStatusQuery

### enum CSL\_RtiHwStatusQuery

Enumeration for hardware status query commands.

#### Enumeration values:

<code>CSL_RTI_QUERY_CUR_FRC0_CNT</code>	Query the current value of free running counter0 Query the current value of up counter0. <b>Parameters:</b> (Uint32 *)
<code>CSL_RTI_QUERY_CUR_UC0_CNT</code>	Query the current value of free running counter1. <b>Parameters:</b> (Uint32 *)
<code>CSL_RTI_QUERY_CUR_FRC1_CNT</code>	Query the current value of up counter1.

---

	<b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_CUR_UC1_CNT</i>	Query the captured value of up counter0. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_UC0_CAPTURE_VAL</i>	Query the captured value of free running counter0. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_FRC0_CAPTURE_VAL</i>	Query the captured value of up counter1. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_UC1_CAPTURE_VAL</i>	Query the captured value of free running counter1. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_FRC1_CAPTURE_VAL</i>	Query the value of compare0 register. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_COMP0_CNT</i>	Query the value of compare1 register. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_COMP1_CNT</i>	Query the value of compare2 register. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_COMP2_CNT</i>	Query the value of compare3 register. <b>Parameters:</b> <i>(Uint32 *)</i>
<i>CSL_RTI_QUERY_COMP3_CNT</i>	Query the Status of overflow interrupt0. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_OVLINT0_STATUS</i>	Query the Status of overflow interrupt1. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_OVLINT1_STATUS</i>	Query the Status of compare interrupt0. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_INT0_STATUS</i>	Query the Status of compare interrupt1. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_INT1_STATUS</i>	Query the Status of compare interrupt2. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_INT2_STATUS</i>	Query the Status of compare interrupt3. <b>Parameters:</b> <i>(Bool *)</i>
<i>CSL_RTI_QUERY_INT3_STATUS</i>	Query the Status of digital watchdog. <b>Parameters:</b>

---

	<i>(Bool *)</i>
<code>CSL_RTI_QUERY_WATCHDOG_STATUS</code>	Query the Status of digital watchdog <b>Parameters:</b> <i>(Bool *)</i>
<code>CSL_RTI_QUERY_WATCHDOG_DWNCTR</code>	Query the digital watchdog Counter value <b>Parameters:</b> <i>(Uint32 *)</i>

## 10.5 Macros

**#define CSL\_RTI\_COMP\_UPCOUNTERS\_SETUP\_DEFAULTS**

**Value:**

```
{ \
    0, \
    0 \
}
```

Default compare upcounters setup parameters

**#define CSL\_RTI\_COMPARE\_SETUP\_DEFAULTS**

**Value:**

```
{ \
    0, \
    0, \
    0, \
    0 \
}
```

Default compare register setup parameters

**#define CSL\_RTI\_CONFIG\_DEFAULTS**

**Value:**

```
{\
    CSL_RTI_RTIGCTRL_RESETVAL, \
    CSL_RTI_RTICAPCTRL_RESETVAL, \
    CSL_RTI_RTICOMPCTRL_RESETVAL, \
    CSL_RTI_RTIFRC0_RESETVAL, \
    CSL_RTI_RTIUC0_RESETVAL, \
    CSL_RTI_RTICPUC0_RESETVAL, \
    CSL_RTI_RTIFRC1_RESETVAL, \
    CSL_RTI_RTIUC1_RESETVAL, \
    CSL_RTI_RTICPUC1_RESETVAL, \
    CSL_RTI_RTICOMP0_RESETVAL, \
    CSL_RTI_RTIUDCP0_RESETVAL, \
    CSL_RTI_RTICOMP1_RESETVAL, \
    CSL_RTI_RTIUDCP1_RESETVAL, \
    CSL_RTI_RTICOMP2_RESETVAL, \
    CSL_RTI_RTIUDCP2_RESETVAL, \
    CSL_RTI_RTICOMP3_RESETVAL, \
    CSL_RTI_RTIUDCP3_RESETVAL, \
    CSL_RTI_RTISSETINT_RESETVAL, \
    CSL_RTI_RTICLEARINT_RESETVAL, \
    CSL_RTI_RTIDWDCTRL_RESETVAL, \
    CSL_RTI_RTIDWDPRLD_RESETVAL, \
    CSL_RTI_RTIWDKEY_RESETVAL\
}
```

Default Values for Config structure.

**#define CSL\_RTI\_COUNTERS\_SETUP\_DEFAULTS**

**Value:**

```
{ \
    0, \
}
```

```

    0, \
    0, \
    0  \
}

```

Default counters setup parameters

**#define CSL\_RTI\_DMA\_SETUP\_DEFAULTS**
**Value:**

```

{ \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE  \
}

```

Default dma request setup parameters

**#define CSL\_RTI\_HWSETUP\_DEFAULTS**
**Value:**

```

{ \
    CSL_RTI_COUNTERS_STOP, \
    CSL_RTI_CAPTURE_EVENT_SOURCE0, \
    CSL_RTI_CAPTURE_EVENT_SOURCE0, \
    CSL_RTI_FRC0_COMPARE_ENABLE, \
    CSL_RTI_FRC0_COMPARE_ENABLE, \
    CSL_RTI_FRC0_COMPARE_ENABLE, \
    CSL_RTI_FRC0_COMPARE_ENABLE, \
    CSL_RTI_COUNTERS_SETUP_DEFAULTS, \
    CSL_RTI_COMP_UPCOUNTERS_SETUP_DEFAULTS, \
    CSL_RTI_COMPARE_SETUP_DEFAULTS, \
    CSL_RTI_UPDATE_COMPARE_SETUP_DEFAULTS, \
    CSL_RTI_INT_SETUP_DEFAULTS, \
    CSL_RTI_DMA_SETUP_DEFAULTS, \
    0x1FFF \
}

```

Default hardware setup parameters.

**#define CSL\_RTI\_INT\_SETUP\_DEFAULTS**
**Value:**

```

{ \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE, \
    FALSE  \
}

```

Default interrupt config setup parameters.

**#define CSL\_RTI\_UPDATE\_COMPARE\_SETUP\_DEFAULTS**
**Value:**

```

{ \
    0, \
    0, \
    0, \
    0  \
}

```

---

}  
Default update compare setup parameters.

---

## Chapter 11 SPI Module

---

---

---

### Topics

<a href="#">11.1 Overview</a>
-------------------------------

<a href="#">11.2 Functions</a>
--------------------------------

<a href="#">11.3 Data Structures</a>
--------------------------------------

<a href="#">11.4 Enumerations</a>
-----------------------------------

<a href="#">11.5 Macros</a>
-----------------------------

---

## 11.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within SPI module.

SPI is a high speed serial input and output port that allows a serial bit stream of programmed length. It is used by a micro controller to communicate with peripheral devices or other controller.

The SPI / MibSPI has the following attributes:

- SPI Kernel Only
- Three, Four and Five Pin SPI Options
- Master and Slave Options
- Interrupt and DMA requests
- GIO Control of I/O pins

## 11.2 Functions

This section lists the functions available in the SPI module.

### 11.2.1 CSL\_spiInit

**CSL\_Status** CSL\_spiInit ( [CSL\\_SpiContext](#) \* *pContext* )

#### Description

This is the initialization function for the SPI. This function is idempotent in that calling it many times is same as calling it once. This function does not modify any registers or check status. It returns status CSL\_SOK. It has been kept for future use.

#### Arguments

*pContext* Context information for the instance. Should be NULL

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysInit() must be called.

#### Post Condition

None

#### Modifies

None

#### Example

```

CSL_Status      status;
...
status = CSL_spiInit(NULL)
...
    
```

### 11.2.2 CSL\_spiOpen

[CSL\\_SpiHandle](#) CSL\_spiOpen ( [CSL\\_SpiObj](#) \* *pSpiObj*,  
 CSL\_InstNum *spiNum*,  
[CSL\\_SpiParam](#) \* *pSpiParam*,  
 CSL\_Status \* *pStatus*  
 )

#### Description

Opens, if possible, the instance of SPI requested

This function populates the peripheral data object for the instance and returns a handle to the instance. The open call sets up the data structures for the particular instance of SPI device. Reserves the specified spi for use. The device can be re-opened anytime after it has been normally closed if so required. The handle returned by this call is input as an essential argument for rest of the APIs described for this module. The CSL system as well as SPI must be successfully initialized via `CSL_sysInit()` and `CSL_spiInit()` before calling this function. Memory for the `CSL_SpiObj` must be allocated outside this call.

### Arguments

<code>pSpiObj</code>	Pointer to the SPI instance object
<code>spiNum</code>	Instance of the SPI to be opened.
<code>pSpiParam</code>	Pointer to module specific parameters
<code>pStatus</code>	Pointer for returning status of the function call

### Returns

`CSL_SpiHandle`

Valid SPI instance handle will be returned if status value is equal to `CSL_SOK`.

### Pre Condition

The SPI must be successfully initialized via `CSL_spiInit()` before calling this function

### Post Condition

1. The status is returned in the status variable. If status returned is

- `CSL_SOK` - Valid SPI handle is returned
- `CSL_ESYS_FAIL` - The SPI instance is invalid
- `CSL_ESYS_INVPARAMS` - Invalid parameter

2. SPI object structure is populated.

### Modifies

1. The status variable
2. SPI object structure

### Example:

```

CSL_SpiObj    spiObj;
CSL_SpiHwSetup spiSetup;
CSL_Status    status;
...
hSpi = CSL_spiOpen(&spiObj,
                  CSL_SPI_0,
                  NULL,
                  &status);
...

```

### 11.2.3 CSL\_spiClose

**CSL\_Status** CSL\_spiClose ( [CSL SpiHandle](#) *hSpi* )

#### Description

This function closes the specified instance of SPI.

#### Arguments

<code>hSpi</code>	Handle to the SPI instance
-------------------	----------------------------

#### Return Value

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

#### Pre Condition

Both CSL\_spiInit() and CSL\_spiOpen() must be called successfully in order before calling CSL\_spiClose().

#### Post Condition

The SPI CSL APIs can not be called until the SPI CSL is reopened again using CSL\_spiOpen().

#### Modifies

SPI Handle.

#### Example

```

CSL_SpiHandle  hSpi;
CSL_Status     status;
...
status = CSL_spiClose(hSpi);
...
    
```

### 11.2.4 CSL\_spiHwSetup

**CSL\_Status** CSL\_spiHwSetup ( [CSL SpiHandle](#) *hSpi*,  
[CSL SpiHwSetup](#) \* *hwSetup* )

#### Description

It configures the SPI registers as per the values passed in the hardware setup structure. Programs the SPI to a useful state as specified

#### Arguments

<code>hSpi</code>	Handle to the Spi instance
-------------------	----------------------------

hwSetup	Pointer to hardware setup structure
---------	-------------------------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both CSL\_spiInit() and CSL\_spiOpen() must be called successfully in order before calling this function.

**Post Condition**

SPI controller registers are configured according to the hardware setup parameters.

**Modifies**

SPI controller registers

**Example**

```

CSL_SpiHandle   hSpi;
CSL_SpiHwSetup hwSetup;
CSL_Status      status;
...
status = CSL_spiHwSetup(hSpi, &hwSetup);
...

```

## 11.2.5 CSL\_spiGetHwSetup

**CSL\_Status** **CSL\_spiGetHwSetup** ( [CSL\\_SpiHandle](#) *hSpi*,  
[CSL\\_SpiHwSetup](#) \* *hwSetup*  
 )

**Description**

It retrieves the hardware setup parameters of the SPI instance specified by the given handle.

**Arguments**

hSpi	Handle to the SPI instance
hwSetup	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

---

**Pre Condition**

Both CSL\_spiInit() and CSL\_spiOpen() must be called successfully in order before calling this function.

**Post Condition**

Hardware setup parameters are returned in the hwSetup variable

**Modifies**

hwSetup variables

**Example**

```

CSL_SpiHandle   hSpi;
CSL_SpiHwSetup hwSetup;
CSL_Status      status;
...
status = CSL_SpiGetHwSetup(hSpi, &hwSetup);
...

```

## 11.2.6 CSL\_spiHwControl

```

CSL_Status CSL_spiHwControl ( CSL\_SpiHandle           hSpi,
                             CSL\_SpiHwControlCmd        cmd,
                             void *                          arg
                             )

```

**Description**

Controls the different operations that can be performed by SPI  
 Takes a command of SPI with an optional argument and implements it.

**Arguments**

hSpi	Handle to the SPI instance
cmd	The command to this API indicates the action to be taken on SPI.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter
- CSL\_ESYS\_NOTSUPPORTED - Action Not Supported

**Pre Condition**

Both `CSL_spiInit()` and `CSL_spiOpen()` must be called successfully in order before calling this function.

**Post Condition**

SPI registers are configured according to the command passed.

**Modifies**

The hardware registers of SPI.

**Example**

```

CSL_SpiHandle      hSpi;
CSL_SpiHwControlCmd cmd=CSL_SPI_CMD_CPT_DMA_ENABLE;
void              arg;
CSL_Status        status;
...
status = CSL_spiHwControl (hSpi, cmd, &arg);
...

```

## 11.2.7 CSL\_spiHwSetupRaw

**CSL\_Status** **CSL\_spiHwSetupRaw** ( [CSL\\_SpiHandle](#) *hSpi*,  
**CSL\_SpiConfig \*** *config*  
**)**

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to `HwSetup`, which configures registers based on structure of bit field values and may perform other functions (delays, etc.)

**Arguments**

<code>hSpi</code>	Handle to the SPI
<code>config</code>	Pointer to config structure

**Return Value**

**CSL\_Status**

- `CSL_SOK` - Configuration successful
- `CSL_ESYS_BADHANDLE` - Invalid handle
- `CSL_ESYS_INVPARAMS` - Configuration is not properly initialized

**Pre Condition**

Both `CSL_spiInit()` and `CSL_spiOpen()` must be called successfully in order before calling this function.

**Post Condition**

The registers of the specified SPI instance will be setup according to value passed.

---

**Modifies**

Hardware registers of the specified SPI instance.

**Example**

```

CSL_SpiHandle      hSpi;
CSL_SpiConfig      config = CSL_SPI_CONFIG_DEFAULTS;
CSL_Status         status;
...
status = CSL_spiHwSetupRaw (hSpi, &config);
...

```

## 11.2.8 CSL\_spiGetHwStatus

```

CSL_Status CSL_spiGetHwStatus ( CSL\_SpiHandle          hSpi,
                               CSL\_SpiHwStatusQuery    query,
                               void *                response
                               )

```

**Description**

Gets the status of the different settings of SPI instance.

Returns the status of different operations or the current setup of SPI.

**Arguments**

hSpi	Handle to the SPI instance
query	The query to this API of SPI that indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter
- CSL\_ESYS\_NOTSUPPORTED- Action Not Supported

**Pre Condition**

Both CSL\_spiInit() and CSL\_spiOpen() must be called successfully in order before calling this function.

**Post Condition**

None

**Modifies**

Third parameter response value

**Example**

```

CSL_SpiHandle      hSpi;
CSL_SpiHwStatusQuery  query=CSL_SPI_QUERY_INT_VECTOR0;
CSL_SpiIntVec     response;
...
status = CSL_spiGetHwStatus (hSpi, query, &response);
...

```

## 11.2.9 CSL\_spiGetBaseAddress

```

CSL_Status CSL_spiGetBaseAddress ( CSL_InstNum          spiNum,
                                     CSL\_SpiParam *      pSpiParam,
                                     CSL\_SpiBaseAddress * pBaseAddress
                                     )

```

**Description**

This function is used for getting the base address of the peripheral instance. This function is called inside the CSL\_spiOpen() function call. This function is open for re-implementing. If the user wants to modify the base address of the peripheral object to point to a different location and thereby allow CSL initiated write/reads into peripheral MMRs go to an alternate location.

**Arguments**

spiNum	Specifies the instance of the SPI to be opened.
pSpiParam	Module specific parameters.
pBaseAddress	Pointer to baseaddress structure containing base address details.

**Return Value**

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid.

**Pre Condition**

None

**Post Condition**

Base Address structure is populated.

**Modifies**

1. The status variable
2. Base address structure is modified.

---

**Example**

```
CSL_Status      status;  
CSL_SpiBaseAddress  baseAddress;  
...  
status = CSL_spiGetBaseAddress(CSL_SPI_0, NULL,  
                               &baseAddress);  
...
```

## 11.3 Data Structures

This section lists the data structures available in the SPI module.

### 11.3.1 CSL\_SpiObj

#### Detailed Description

This object contains the reference to the instance of SPI opened using the *CSL\_spiOpen()*. An object related to this structure is passed to all SPI CSL APIs as the first argument.

#### Field Documentation

##### **CSL\_InstNum CSL\_SpiObj::perNum**

This is the instance of SPI being referred to by this object.

##### **CSL\_SpiRegsOvly CSL\_SpiObj::regs**

This is a pointer to the registers of the instance of SPI referred to by this object.

### 11.3.2 CSL\_SpiParam

#### Detailed Description

SPI specific parameters. Present implementation doesn't have any specific parameters.

#### Field Documentation

##### **CSL\_BitMask16 CSL\_SpiParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 11.3.3 CSL\_SpiContext

#### Detailed Description

SPI specific context information. Present implementation doesn't have any Context information.

#### Field Documentation

##### **UInt16 CSL\_SpiContext::contextInfo**

Context information of SPI. The declaration is just a placeholder for future implementation.

### 11.3.4 CSL\_SpiConfig

#### Detailed Description

This structure is used to configure the whole of SPI.

#### Field Documentation

##### **UInt32 CSL\_SpiConfig::SPIGCR0**

Holds the value for Global Control Register0.

##### **UInt32 CSL\_SpiConfig::SPIGCR1**

Holds the value for Global Control Register1.

**Uint32 CSL\_SpiConfig::SPIINT0**

Holds the value for Interrupt Register

**Uint32 CSL\_SpiConfig::SPILVL**

Holds the value to map interrupts to different interrupt lines

**Uint32 CSL\_SpiConfig::SPIFLG**

Holds the value Flag Status Register

**Uint32 CSL\_SpiConfig::SPIPC0**

Holds the value for Pin Control Register

**Uint32 CSL\_SpiConfig::SPIPC1**

Holds the value for Pin Control Register 1

**Uint32 CSL\_SpiConfig::SPIPC2**

Holds the value for Pin Control Register 2

**Uint32 CSL\_SpiConfig::SPIPC3**

Holds the value for Pin Control Register 3

**Uint32 CSL\_SpiConfig::SPIPC4**

Holds the value for Pin Control Register 4

**Uint32 CSL\_SpiConfig::SPIPC5**

Holds the value for Pin Control Register 5

**Uint32 CSL\_SpiConfig::SPIDAT0**

Holds the value for SPI Data Register0

**Uint32 CSL\_SpiConfig::SPIDAT1**

Holds the value for SPI Data Register1

**Uint32 CSL\_SpiConfig::SPIBUF**

Holds the value for Buffer Register

**Uint32 CSL\_SpiConfig::SPIDELAY**

Holds the value for delay Register

**Uint32 CSL\_SpiConfig::SPIDEF**

Holds the value for default chip select Register

**Uint32 CSL\_SpiConfig::SPIFMT**

Holds the value for Data Format Register

**Uint32 CSL\_SpiConfig::TGINTVEC**

SPI Interrupt Vector Register Transfer Group Interrupt Vector Register

## 11.3.5 CSL\_SpiHwSetup

### Detailed Description

Main structure that is used to setup the SPI

---

This structure is used to setup or obtain the existing setup of SPI using *CSL\_spiHwSetup()* and *CSL\_spiGetHwStatus()* functions respectively. If a particular member pointer is null, then these functions do not setup or get the setup of the corresponding part of SPI.

#### Field Documentation

##### [CSL\\_SpiHwSetupCpt](#)\* **CSL\_SpiHwSetup::cptPtr**

This pointer to *CSL\_SpiHwSetupSdio* is used to hold information on the SDIO part of the SPI setup

##### [CSL\\_SpiHwSetupGen](#)\* **CSL\_SpiHwSetup::genPtr**

This pointer to *CSL\_SpiHwSetupCommon* is used to hold information on the common part of the SPI setup

##### [CSL\\_SpiHwSetupPins](#)\* **CSL\_SpiHwSetup::pinsPtr**

This pointer to *CSL\_SpiHwSetupSdio* is used to hold information on the SPI part of the SPI setup

##### [CSL\\_SpiHwSetupPri](#)\* **CSL\_SpiHwSetup::priPtr**

This pointer to *CSL\_SpiHwSetupFifo* is used to hold information on the data FIFO part of the SPI setup

## 11.3.6 CSL\_SpiBaseAddress

#### Detailed Description

This will have the base-address information for the peripheral instance.

#### Field Documentation

##### **CSL\_SpiRegsOvly CSL\_SpiBaseAddress::regs**

Base-address of the Configuration registers of SPI

## 11.3.7 CSL\_SpiHwSetupPins

#### Detailed Description

Sets up the properties if the pins of Spi

This object is used to setup or get the setup of the pins in Spi

#### Field Documentation

##### **UInt16 CSL\_SpiHwSetupPins::dir**

If GPIO, decides the directions of the pins

##### **UInt16 CSL\_SpiHwSetupPins::func**

Decides if the pins will be Spi or GPIO

## 11.3.8 CSL\_SpiHwSetupFmtCtrl

#### Detailed Description

Sets up the format selection for a set of transfers

This object is used to setup or get the setup of the format selection for a set of transfers

#### Field Documentation

**UInt8 CSL\_SpiHwSetupFmtCtrl::cSel**

Defines the chip select that will be activated for the transfer

**[CSL\\_SpiCsHold](#) CSL\_SpiHwSetupFmtCtrl::csHold**

Decides if chip select is to be held active between transfers

**[CSL\\_SpiFmtSel](#) CSL\_SpiHwSetupFmtCtrl::fmtSel**

Decides which format to select

**[CSL\\_SpiWDelayEn](#) CSL\_SpiHwSetupFmtCtrl::wDel**

Decides if delay specified in the selected format must be allowed between 2 consecutive transfers

### 11.3.9 CSL\_SpiHwSetupCpt

**Detailed Description**

Sets up the Spi for compatibility mode

This structure is used to setup or get the setup of Spi in compatibility mode

**Field Documentation**
**[CSL\\_SpiHwSetupFmtCtrl\\*](#) CSL\_SpiHwSetupCpt::fmtCtrlPtr**

Selects the format & associated controls

**UInt32\* CSL\_SpiHwSetupCpt::lvl**

Selects if interrupts should go to lines INTO or INT1

### 11.3.10 CSL\_SpiHwSetupPriFmt

**Detailed Description**

Sets up the a formatting for an outgoing word

This object is used to set up or get the setup of the format registers in Spi

**Field Documentation**
**UInt8 CSL\_SpiHwSetupPriFmt::charLen**

The length of the word to be transmitted and/or received

**[CSL\\_SpiParity](#) CSL\_SpiHwSetupPriFmt::parity**

Whether parity should be enabled; if enabled then even or odd

**[CSL\\_SpiClkPhase](#) CSL\_SpiHwSetupPriFmt::phase**

Whether data should be in phase of 1/2 cycle ahead of the clock

**[CSL\\_SpiClkPolarity](#) CSL\_SpiHwSetupPriFmt::polarity**

Whether clock should be high or low when inactive

**UInt8 CSL\_SpiHwSetupPriFmt::preScale**

The factor with which to multiply functional clock in order to get the serial clock

**[CSL\\_SpiShDir](#) CSL\_SpiHwSetupPriFmt::shiftDir**

Whether LSB or MSB should be shifted first

**[CSL\\_SpiWaitEn](#) CSL\_SpiHwSetupPriFmt::waitEna**

If in master mode; whether Spi should wait for ENA from slave

**UInt8 CSL\_SpiHwSetupPriFmt::wDelay**

Delay between two consecutive words

### 11.3.11 CSL\_SpiHwSetupPri

**Detailed Description**

Sets up the parameters to be setup in priority mode

This object is used to setup or get the setup of the parameters to be setup in priority mode

**Field Documentation**
**[CSL\\_SpiHwSetupPriFmt\\*](#) CSL\_SpiHwSetupPri::fmt[4]**

Array of pointers to structures of formats of an outgoing word

### 11.3.12 CSL\_SpiHwSetupGen

**Detailed Description**

Sets up the parameters that are needed by multi-buffer as well as compatibility modes

This object is used to set up or get the setup of parameters that are needed by multi-buffer as well as compatibility modes

**Field Documentation**
**UInt8 CSL\_SpiHwSetupGen::c2eTmout**

Chip-select-active-to-ENA-signal-active-time-out

**UInt8 CSL\_SpiHwSetupGen::c2tDelay**

Chip-select-active-to-transmit-start-delay

**UInt8 CSL\_SpiHwSetupGen::csDefault**

The default value on Chip select when inactive

**[CSL\\_SpiEnaHiZ](#) CSL\_SpiHwSetupGen::enaHiZ**

Whether ENA signal should be tristated when inactive or if it should bear a value

**[CSL\\_SpiOpMod](#) CSL\_SpiHwSetupGen::opMode**

Master or slave mode

**UInt8 CSL\_SpiHwSetupGen::t2cDelay**

Transmit-end-to-chip-select-inactive-delay

**UInt8 CSL\_SpiHwSetupGen::t2eTmout**

Transmit-data-finished-to-ENA-pin-inactive-time-out

### 11.3.13 CSL\_SpiIntVec

**Detailed Description**

Gets the information for interrupt vectors

---

**Field Documentation****UInt8 CSL\_SpiIntVec::intVal**

Interrupt vector number

**11.3.14 CSL\_SpiBufStat****Detailed Description**

Gets the status of buffer after a transfer

**Field Documentation****UInt8 CSL\_SpiBufStat::cSel**

Status of the chip select during last transfer

**11.3.15 CSL\_SpiCptData****Detailed Description**

This structure is used to get data and its status

**Field Documentation****UInt8 CSL\_SpiCptData::cSel**

Place to hold the data

**UInt8 CSL\_SpiCptData::status**

Place to hold the status

## 11.4 Enumerations

This section lists the enumerations available in the SPI module.

### 11.4.1 CSL\_SpiHwControlCmd

#### enum CSL\_SpiHwControlCmd

Enumeration for control commands passed to *CSL\_spiHwControl()*.

This is the set of commands that are passed to the *CSL\_spiHwControl()* with an optional argument type-casted to *void\**. The arguments to be passed with each enumeration, if any, are specified next to the enumeration.

#### Enumeration values:

<i>CSL_SPI_CMD_PRI_RESET</i>	Reset the SPI <b>Parameters:</b> <i>(None)</i>
<i>CSL_SPI_CMD_CPT_DMA_ENABLE</i>	Enable DMA transaction capability for DMA in compatibility mode <b>Parameters:</b> <i>(None)</i>
<i>CSL_SPI_CMD_CPT_DMA_DISABLE</i>	Enable DMA transaction capability for DMA in compatibility mode <b>Parameters:</b> <i>(None)</i>
<i>CSL_SPI_CMD_CPT_WRITE0</i>	Write data in argument to SPIDAT0 register for transmitting out <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_CPT_WRITE1</i>	Write data in argument to SPIDAT1 register for transmitting out <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_CPT_READ</i>	Read the data in SPIBUF register to the argument <b>Parameters:</b> <i>CSL_SpiCptData*</i>
<i>CSL_SPI_CMD_INT_ENABLE</i>	Enable the interrupts in the bit-vector argument <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_INT_DISABLE</i>	Disable the interrupts in the bit-vector argument <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_PINS_VALUE</i>	Set value passed in argument over pins configured as GPIO <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_PINS_SET</i>	Set pins passed in bit-vector argument if configured as GPIO <b>Parameters:</b> <i>Uint16*</i>

---

<i>CSL_SPI_CMD_PINS_CLEAR</i>	Clear pins passed in bit-vector argument if configured as GPIO <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_CMD_XFER_ENABLE</i>	Enable the data-transfer section of the SPI <b>Parameters:</b> <i>(None)</i>
<i>CSL_SPI_CMD_XFER_DISABLE</i>	Disable the data-transfer section of the SPI <b>Parameters:</b> <i>(None)</i>

## 11.4.2 CSL\_SpiHwStatusQuery

### enum CSL\_SpiHwStatusQuery

Enumeration for queries passed to *CSL\_spiGetHwStatus()*.

This is used to get the status of different operations or to get the existing setup of SPI. The arguments to be passed with each enumeration, if any, are specified next to the enumeration.

#### Enumeration values:

<i>CSL_SPI_QUERY_PINS_VALUE</i>	Get the value present on the pins as a bit-vector <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_QUERY_INT_VECTOR0</i>	Get value of highest priority int that has occurred on INT0 line <b>Parameters:</b> <i>CSL_SpiMbfInt*</i>
<i>CSL_SPI_QUERY_INT_VECTOR1</i>	Get value of highest priority int that has occurred on INT1 line <b>Parameters:</b> <i>CSL_SpiMbfInt*</i>
<i>CSL_SPI_QUERY_EVT_STATUS</i>	Get value of Flag status register <b>Parameters:</b> <i>Uint8*</i>
<i>CSL_SPI_QUERY_INT_ENABLED</i>	Get the bit-vector of interrupts that have been enabled <b>Parameters:</b> <i>Uint16*</i>
<i>CSL_SPI_QUERY_CPT_DMA_ENABLED</i>	Get the status of whether DMA is enabled in compatibility mode <b>Parameters:</b> <i>CSL_SpiCptDma*</i>

## 11.4.3 CSL\_Spilnt

### enum CSL\_Spilnt

Enumeration for Spi general interrupts.

#### Enumeration values:

<i>CSL_SPI_INT_RX</i>	Interrupt on successful receive
-----------------------	---------------------------------

---

<i>CSL_SPI_INT_OVRN</i>	Interrupt on receiver overrun
<i>CSL_SPI_INT_BITERR</i>	Interrupt on bit error
<i>CSL_SPI_INT_DESYNC</i>	Interrupt on loss of synchronization between master & slave
<i>CSL_SPI_INT_TIMEOUT</i>	Interrupt on timeout error

#### 11.4.4 CSL\_SpiBufStatus

##### enum CSL\_SpiBufStatus

Enumeration for Spi status bits.

##### Enumeration values:

<i>CSL_SPI_BUFSTATUS_RXINT</i>	Indicates that a word has been received in SPIBUF
<i>CSL_SPI_BUFSTATUS_RXEPTY</i>	Indicates that receive BUF is empty
<i>CSL_SPI_BUFSTATUS_RXOVRN</i>	Indicates that overrun occurred/not
<i>CSL_SPI_BUFSTATUS_TXFULL</i>	Indicates that transmit BUF is full
<i>CSL_SPI_BUFSTATUS_BITERR</i>	Indicates that a bit error occurred during transaction
<i>CSL_SPI_BUFSTATUS_DESYNC</i>	Indicates that desynchronization with slave detected
<i>CSL_SPI_BUFSTATUS_TMOU</i>	Indicates timeout

#### 11.4.5 CSL\_SpiCsHold

##### enum CSL\_SpiCsHold

Enumeration to hold the chip select active between 2 transfers.

##### Enumeration values:

<i>CSL_SPI_CSHOLD_YES</i>	Hold chip select active between consecutive transfers
<i>CSL_SPI_CSHOLD_NO</i>	Chip select to be inactivated after the each transfer

#### 11.4.6 CSL\_SpiWDelayEn

##### enum CSL\_SpiWDelayEn

Enumeration to control format delay between two consecutive transfers.

##### Enumeration values:

<i>CSL_SPI_WDELAYEN_YES</i>	Enable format delay between 2 consecutive transfers
<i>CSL_SPI_WDELAYEN_NO</i>	Disable format delay between 2 consecutive transfers

#### 11.4.7 CSL\_SpiFmtSel

##### enum CSL\_SpiFmtSel

Enumeration to select the required data transfer format.

##### Enumeration values:

<i>CSL_SPI_FMTSEL_0</i>	Select format 0
<i>CSL_SPI_FMTSEL_1</i>	Select format 1
<i>CSL_SPI_FMTSEL_2</i>	Select format 2
<i>CSL_SPI_FMTSEL_3</i>	Select format 3

### 11.4.8 CSL\_SpiWaitEn

**enum CSL\_SpiWaitEn**

Enumeration to control the dependence of transfer in ENA signal in master mode.

**Enumeration values:**

<i>CSL_SPI_WAITEN_YES</i>	If in master mode; wait for ENA signal from slave
<i>CSL_SPI_WAITEN_NO</i>	Do not wait for ENA signal from slave

### 11.4.9 CSL\_SpiParity

**enum CSL\_SpiParity**

Enumeration to control the parity setting in the data format.

**Enumeration values:**

<i>CSL_SPI_PARITY_EVEN</i>	Enable even parity
<i>CSL_SPI_PARITY_ODD</i>	Enable odd parity
<i>CSL_SPI_PARITY_DISABLE</i>	Disable parity

### 11.4.10 CSL\_SpiClkPolarity

**enum CSL\_SpiClkPolarity**

Enumeration to control the polarity of serial clock.

**Enumeration values:**

<i>CSL_SPI_POLARITY_INACTIVELO</i>	Clock is low when inactive
<i>CSL_SPI_POLARITY_INACTIVEHI</i>	Clock is high when inactive

### 11.4.11 CSL\_SpiClkPhase

**enum CSL\_SpiClkPhase**

Enumeration to control phase relationship between data and clock.

**Enumeration values:**

<i>CSL_SPI_PHASE_IN</i>	Data and clock in phase
<i>CSL_SPI_PHASE_OUT</i>	Data 1/2 cycle before clock

### 11.4.12 CSL\_SpiShDir

**enum CSL\_SpiShDir**

Enumeration to control direction of the word during transfer.

**Enumeration values:**

<i>CSL_SPI_SHDIR_MSBFIRST</i>	Transfer MSB first
<i>CSL_SPI_SHDIR_LSBFIRST</i>	Transfer LSB first

### 11.4.13 CSL\_SpiOpMod

**enum CSL\_SpiOpMod**

Enumeration to control the operating mode of Spi

**Enumeration values:**

<i>CSL_SPI_OPMOD_MASTER</i>	Operate as master
<i>CSL_SPI_OPMOD_SLAVE</i>	Operate as slave

### 11.4.14 CSL\_SpiEnaHiZ

**enum CSL\_SpiEnaHiZ**

Enumeration to control the SPIENA status when inactive

**Enumeration values:**

<i>CSL_SPI_ENAHIZ_YES</i>	Force SPIENA signal high-z when inactive
<i>CSL_SPI_ENAHIZ_NO</i>	Keep SPIENA signal a value when inactive

### 11.4.15 CSL\_SpiGpioType

**enum CSL\_SpiGpioType**

Enumeration to define status of SPI

**Enumeration values:**

<i>CSL_SPI_GPIOTYPE_FUNC</i>	SPI pins acts as GPIO
<i>CSL_SPI_GPIOTYPE_DIR</i>	Defines the direction of GPIO
<i>CSL_SPI_GPIOTYPE_OPNDRAIN</i>	Defines the open drain of GPIO

### 11.4.16 CSL\_SpiPinType

**enum CSL\_SpiPinType**

Enumeration for Spi serial communication pins

**Enumeration values:**

<i>CSL_SPI_PINTYPE_SOMI</i>	SOMI pin
<i>CSL_SPI_PINTYPE_SIMO</i>	SIMO pin
<i>CSL_SPI_PINTYPE_CLK</i>	CLK pin
<i>CSL_SPI_PINTYPE_ENA</i>	ENA pin
<i>CSL_SPI_PINTYPE_SCS</i>	SCS pin

### 11.4.17 CSL\_SpiCptDma

**enum CSL\_SpiCptDma**

Enumeration to control DMA enabling in compatibility mode

**Enumeration values:**

<i>CSL_SPI_CPTDMA_ENABLE</i>	Enable dma servicing in compatibility mode
<i>CSL_SPI_CPTDMA_DISABLE</i>	Disable dma servicing in compatibility mode

---

## 11.4.18 CSL\_SpiXferEn

### enum CSL\_SpiXferEn

Enumeration to control reset of transfer mechanism of Spi

#### Enumeration values:

*CSL\_SPI\_XFEREN\_DISABLE*

Enable spi to begin transfers

*CSL\_SPI\_XFEREN\_ENABLE*

Hold spi transfer mechanism in reset

## 11.5 Macros

**#define CSL\_SPI\_CONFIG\_DEFAULTS**

**Value:**

```
{ \
    CSL_SPI_SPIGCR0_RESETVAL    \
    CSL_SPI_SPIGCR1_RESETVAL    \
    CSL_SPI_SPIINT0_RESETVAL    \
    CSL_SPI_SPIILVL_RESETVAL    \
    CSL_SPI_SPIIFLG_RESETVAL    \
    CSL_SPI_SPIPC0_RESETVAL     \
    CSL_SPI_SPIPC1_RESETVAL     \
    CSL_SPI_SPIPC2_RESETVAL     \
    CSL_SPI_SPIPC3_RESETVAL     \
    CSL_SPI_SPIPC4_RESETVAL     \
    CSL_SPI_SPIPC5_RESETVAL     \
    CSL_SPI_SPIDAT0_RESETVAL    \
    CSL_SPI_SPIDAT1_RESETVAL    \
    CSL_SPI_SPIBUF_RESETVAL     \
    CSL_SPI_SPIDELAY_RESETVAL   \
    CSL_SPI_SPIDEF_RESETVAL     \
    CSL_SPI_SPIFMT_RESETVAL     \
    CSL_SPI_TGINTVEC_RESETVAL   \
}
```

Default Values for Config structure

**#define CSL\_SPI\_HWSETUP\_CPT\_DEFAULTS**

**Value:**

```
{ \
    NULL, \
    NULL \
}
```

Default setting for *CSL\_SpiHwSetupCpt*

**#define CSL\_SPI\_HWSETUP\_DEFAULTS**

**Value:**

```
{ \
    NULL, \
    NULL, \
    NULL, \
    NULL \
}
```

Default setting for *CSL\_SpiHwSetup*

**#define CSL\_SPI\_HWSETUP\_FMTCTRL\_DEFAULTS**

**Value:**

```
{ \
    CSL_SPI_CSHOLD_NO, \
    CSL_SPI_WDELAYEN_NO, \
    CSL_SPI_FMTSEL_0, \
    0, \
}
```

Default setting for *CSL\_SpiHwSetupFmtCtrl*

**#define CSL\_SPI\_HWSETUP\_GEN\_DEFAULTS**
**Value:**

```
{ \
    CSL_SPI_OPMOD_SLAVE,           \
    CSL_SPI_ENAHIZ_NO,            \
    0,                             \
    0,                             \
    0,                             \
    0,                             \
    0,                             \
}
```

 Default setting for *CSL\_SpiHwSetupGen*
**#define CSL\_SPI\_HWSETUP\_PINS\_DEFAULTS**
**Value:**

```
{ \
    NULL,                          \
    NULL,                          \
    NULL,                          \
    NULL                           \
}
```

 Default setting for *CSL\_SpiHwSetupPins*
**#define CSL\_SPI\_HWSETUP\_PRI\_DEFAULTS**
**Value:**

```
{
    NULL,                          \
    NULL,                          \
    NULL,                          \
    NULL                           \
}
```

 Default setting for *CSL\_SpiHwSetupPri*
**#define CSL\_SPI\_HWSETUP\_PRI\_FMT\_DEFAULTS**
**Value:**

```
{ \
    0,                             \
    0,                             \
    0,                             \
    CSL_SPI_WAITEN_NO,            \
    CSL_SPI_PARITY_DISABLE,      \
    CSL_SPI_PHASE_IN,            \
    CSL_SPI_SHDIR_LSBFIRST       \
}
```

 Default setting for *CSL\_SpiHwSetupPriFmt*

---

## Chapter 12 UHPI Module

---

---

---

### Topics

<a href="#"><u>12.1 Overview</u></a>
--------------------------------------

<a href="#"><u>12.2 Functions</u></a>
---------------------------------------

<a href="#"><u>12.3 Data Structures</u></a>
---

<a href="#"><u>12.4 Enumerations</u></a>
--

<a href="#"><u>12.5 Macros</u></a>
------------------------------------

---

## 12.1 Overview

This chapter describes the Functions, Data Structures, Enumerations and Macros within UHPI module.

Universal Host Port Interface (UHPI) provides a parallel port through which an external host processor can access a CPU's memory space. The UHPI enables a host device and CPU to exchange information via internal or external memory. Connectivity to the CPU's memory space is provided through the UHPI's Vbus master interface. The Vbus master initiates CPU memory accesses through the DMA. Dedicated address and Data registers (HPIA and HPID) within the UHPI provide the data path between the external host interface and the Vbus master interface. A UHPI control register (HPIC) is available to the host and the CPU for various configuration and interrupt functions.

Different modes of operation may be performed by the UHPI peripheral. The desired operating modes are determined by the width of the UHPI data bus and the width of the CPU memory that the UHPI will be accessing.

- 32-bit Multiplexed mode (32 bit data bus/32 bit memory width)
- 32-bit Non-multiplexed mode (32 bit data bus/32 bit memory width)

Multiplexed mode supports hosts with multiplexed address and data lines. In this mode, the HPIA register is used to store the CPU memory address to be accessed by the UHPI.

The non-multiplexed mode utilizes a dedicated address bus and does not require an HPIA register. The HPIC control register is still accessible in this mode.

## 12.2 Functions

This section lists the functions available in the UHPI module.

### 12.2.1 CSL\_uhpiInit

**CSL\_Status** CSL\_uhpiInit ( [CSL\\_UhpiContext](#) \* *pContext* )

#### Description

This is the initialization function for the uhpi CSL. The function must be called before calling any other API from this CSL. This function reset the SYNC bridge and also configure the HPI HINT as output which is muxed with McASP. It returns status CSL\_SOK.

#### Arguments

<code>pContext</code>	Pointer to module-context. As uhpi doesn't have any context based information user is expected to pass NULL.
-----------------------	--

#### Return Value

CSL\_Status

- CSL\_SOK - Always returns

#### Pre Condition

CSL\_sysInit() must be called.

#### Post Condition

The CSL for uhpi is initialized.

#### Modifies

None

#### Example

```

CSL_Status      status;
...
status = CSL_uhpiInit(NULL);
...

```

### 12.2.2 CSL\_uhpiOpen

[CSL\\_UhpiHandle](#) CSL\_uhpiOpen ( [CSL\\_UhpiObj](#) \* *pUhpiObj*,  
**CSL\_InstNum** *uhpiNum*,  
[CSL\\_UhpiParam](#) \* *pUhpiParam*,  
**CSL\_Status** \* *pStatus*  
 )

---

**Description**

This function returns the handle to the UHPI controller instance. This handle is passed to all other CSL APIs.

**Arguments**

uhpiObj	Pointer to uhpi object.
uhpiNum	Instance of DSP UHPI CSL to be opened. There is only one instance of the uhpi available. So, the value for this parameter will be CSL_UHPI always.
pUhpiParam	Module specific parameters.
pStatus	Status of the function call

**Return Value**

CSL\_UhpiHandle

Valid uhpi handle will be returned if status value is equal to CSL\_SOK.

**Pre Condition**

The HPI must be successfully initialized via *CSL\_uhpiInit()* before calling this function

**Post Condition**

1. The status is returned in the status variable. If status returned is

- CSL\_SOK Valid - uhpi handle is returned
- CSL\_ESYS\_FAIL - The uhpi instance is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

2. UHPI object structure is populated.

**Modifies**

1. The status variable
2. UHPI object structure

**Example**

```

CSL_Status      status;
CSL_UhpiObj     uhpiObj;
CSL_UhpiHandle  hUhpi;
...
hUhpi = CSL_uhpiOpen(
                &uhpiObj,
                CSL_UHPI,
                NULL,
                &status);
...

```

### 12.2.3 CSL\_uhpiClose

---

**CSL\_Status CSL\_uhpiClose** ( [CSL\\_UhpiHandle](#) *hUhpi* )

**Description**

This function closes the specified instance of UHPI.

**Arguments**

<code>hUhpi</code>	Handle to the UHPI
--------------------	--------------------

**Return Value**

CSL\_Status

- CSL\_SOK - Close successful
- CSL\_ESYS\_BADHANDLE - Invalid handle

**Pre Condition**

Both CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling CSL\_uhpiClose().

**Post Condition**

The UHPI CSL APIs can not be called until the UHPI CSL is reopened again using CSL\_uhpiOpen().

**Modifies**

Obj structure values

**Example**

```

CSL_UhpiHandle    hUhpi;
CSL_Status        status;
...
status = CSL_uhpiClose(hUhpi);
...

```

## 12.2.4 CSL\_uhpiHwSetup

**CSL\_Status CSL\_uhpiHwSetup** ( [CSL\\_UhpiHandle](#) *hUhpi*,  
[CSL\\_UhpiHwSetup](#) \* *hwSetup*  
)

**Description**

It configures the uhpi registers as per the values passed in the hardware setup structure.

**Arguments**

<code>hUhpi</code>	Handle to the uhpi
<code>hwSetup</code>	Pointer to hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Hardware setup successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Hardware structure is not properly initialized

**Pre Condition**

Both CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling this function.

**Post Condition**

DSP UHPI controller registers are configured according to the hardware setup parameters.

**Modifies**

DSP UHPI controller registers

**Example**

```

CSL_Status          status;
CSL_UhpiHwSetup    myHwSetup;
CSL_UhpiHandle     hUhpi;

myHwSetup.gpIntCtrl.gpIntEnable = CSL_UHPI_GPINT_EN0_ENABLE;
myHwSetup.gpIntCtrl.gpIntInvEnable = CSL_UHPI_GPINT_INV_ENABLE;
...
status = CSL_uhpiHwSetup(hUhpi, &hwSetup);
...

```

## 12.2.5 CSL\_uhpiHwControl

```

CSL_Status CSL_uhpiHwControl ( CSL\_UhpiHandle          hUhpi,
                               CSL\_UhpiHwControlCmd       cmd,
                               void *                          arg
                               )

```

**Description**

Takes a command of UHPI with an optional argument and implements it.

**Arguments**

hUhpi	Handle to the UHPI instance
cmd	The command to this API indicates the action to be taken on UHPI.
arg	An optional argument.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful.
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVCMD - Invalid command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling CSL\_uhpiHwControl().

**Post Condition**

UHPI registers are configured according to the command passed.

**Modifies**

The hardware registers of UHPI.

**Example**

```

CSL_UhpiHandle      hUhpi;
CSL_UhpiHwControlCmd cmd;
void                arg;
CSL_Status          status;
...
status = CSL_uhpiHwControl (hUhpi, cmd, &arg);
...

```

## 12.2.6 CSL\_uhpiGetHwStatus

```

CSL_Status CSL_uhpiGetHwStatus ( CSL\_UhpiHandle      hUhpi,
                                CSL\_UhpiHwStatusQuery query,
                                void *                response
                                )

```

**Description**

Gets the status of the different operations of UHPI.

**Arguments**

hUhpi	Handle to the UHPI instance
query	The query to this API of UHPI that indicates the status to be returned.
response	Placeholder to return the status.

**Return Value**

CSL\_Status

- CSL\_SOK - Status info return successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVQUERY - Invalid query command
- CSL\_ESYS\_INVPARAMS - Invalid parameter

---

**Pre Condition**

CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling CSL\_uhpiGetHwStatus().

**Post Condition**

None

**Modifies**

Third parameter response value

**Example**

```

CSL_UhpiHandle      hUhpi;
CSL_UhpiHwStatusQuery query;
void                response;
CSL_Status          status;
...
status = CSL_uhpiGetHwStatus (hUhpi, query, &response);
...

```

## 12.2.7 CSL\_uhpiHwSetupRaw

**CSL\_Status CSL\_uhpiHwSetupRaw** ( [CSL\\_UhpiHandle](#) *hUhpi*,  
[CSL\\_UhpiConfig](#) \* *config*  
)

**Description**

This function initializes the device registers with the register-values provided through the Config Data structure. This configures registers based on a structure of register values, as compared to HwSetup, which configures registers based on structure of bit field values and may perform other functions (delays, etc.)

**Arguments**

hUhpi	Handle to the UHPI instance
config	Pointer to config structure

**Return Value**

CSL\_Status

- CSL\_SOK - Configuration successful
- CSL\_ESYS\_BADHANDLE - Invalid handle
- CSL\_ESYS\_INVPARAMS - Configuration is not properly initialized

**Pre Condition**

CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling CSL\_uhpiHwSetupRaw().

**Post Condition**

The registers of the specified UHPI instance will be setup according to input configuration structure values.

**Modifies**

Hardware registers of the specified UHPI instance.

**Example**

```

CSL_UhpiHandle      hUhpi;
CSL_UhpiConfig      config = CSL_UHPI_CONFIG_DEFAULTS;
CSL_Status          status;
...
status = CSL_uhpiHwSetupRaw (hUhpi, &config);
...

```

## 12.2.8 CSL\_uhpiGetHwSetup

**CSL\_Status CSL\_uhpiGetHwSetup** ( [CSL\\_UhpiHandle](#) *hUhpi*,  
[CSL\\_UhpiHwSetup](#) \* *hwSetup*  
)

**Description**

It retrieves the hardware setup parameters of the uhpi specified by the given handle.

**Arguments**

hUhpi	Handle to the uhpi
hwSetup	Pointer to the hardware setup structure

**Return Value**

CSL\_Status

- CSL\_SOK - Retrieving the hardware setup parameters is successful
- CSL\_ESYS\_BADHANDLE - The handle is passed is invalid
- CSL\_ESYS\_INVPARAMS - Invalid parameter

**Pre Condition**

CSL\_uhpiInit() and CSL\_uhpiOpen() must be called successfully in order before calling CSL\_uhpiGetHwSetup().

**Post Condition**

The hardware setup structure is populated with the hardware setup parameters.

**Modifies**

hwSetup variable

**Example**

```

CSL_UhpiHandle    hUhpi;
CSL_UhpiHwSetup  hwSetup;
CSL_Status        status;
...
status = CSL_uhpiGetHwSetup(hUhpi, &hwSetup);
...

```

## 12.2.9 CSL\_uhpiGetBaseAddress

```

CSL_Status CSL_uhpiGetBaseAddress ( CSL_InstNum      uhpiNum,
                                   CSL\_UhpiParam *  pUhpiParam,
                                   CSL\_UhpiBaseAddress * pBaseAddress
                                   )

```

### Description

This function is used for getting the base address of the peripheral instance. This function is called inside the CSL\_uhpiOpen() function call. This function is open for re-implementing if the user wants to modify the base address of the peripheral object to point to a different location and thereby allowing CSL initiated write/reads into peripheral MMRs go to an alternate location.

### Arguments

uhpiNum	Specifies the instance of the uhpi to be opened
pUhpiParam	Module specific parameters.
pBaseAddress	Pointer to base address structure containing base address details.

### Return Value

CSL\_Status

- CSL\_SOK Open call is successful
- CSL\_ESYS\_FAIL The instance number is invalid.
- CSL\_ESYS\_INVPARAMS Invalid parameter

### Pre Condition

None

### Post Condition

Base address structure is populated.

### Modifies

1. The status variable
2. Base address structure is modified.

### Example

```

CSL_Status        status;
CSL_UhpiBaseAddress  baseAddress;

```

---

```
...
status = CSL_uhpiGetBaseAddress(CSL_UHPI_0, NULL,
                                &baseAddress);
...
```

## 12.3 Data Structures

This section lists the data structures available in the UHPI module.

### 12.3.1 CSL\_UhpiObj

#### Detailed Description

UHPI object structure.

#### Field Documentation

##### **CSL\_UhpiRegsOvly CSL\_UhpiObj::regs**

Pointer to the register overlay structure of the uhpi

##### **CSL\_InstNum CSL\_UhpiObj::uhpiNum**

Instance of uhpi being referred by this object

### 12.3.2 CSL\_UhpiConfig

#### Detailed Description

This structure is used to setup the configuration structure.

#### Field Documentation

##### **volatile Uint32 CSL\_UhpiConfig::GPINT\_CTRL**

General Purpose Interrupt Control Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DAT1**

GPIO Data 1 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DAT2**

GPIO Data 2 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DAT3**

GPIO Data 3 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DIR1**

GPIO Direction 1 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DIR2**

GPIO Direction 2 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_DIR3**

GPIO Direction 3 Register

##### **volatile Uint32 CSL\_UhpiConfig::GPIO\_EN**

GPIO Enable Register

##### **volatile Uint32 CSL\_UhpiConfig::HPIAR**

Host Port Interface Read Address Register

##### **volatile Uint32 CSL\_UhpiConfig::HPIAW**

---

Host Port Interface Write Address Register

### 12.3.3 CSL\_UhpiContext

#### Detailed Description

Module specific context information. Present implementation of uhpi CSL doesn't have any context information.

#### Field Documentation

##### **UInt32 CSL\_UhpiContext::contextInfo**

Context information of uhpi CSL. The declaration is just a placeholder for future implementation.

### 12.3.4 CSL\_UhpiParam

#### Detailed Description

Module specific parameters. Present implementation of uhpi CSL doesn't have any module specific parameters.

#### Field Documentation

##### **CSL\_BitMask32 CSL\_UhpiParam::flags**

Bit mask to be used for module specific parameters. The declaration is just a placeholder for future implementation.

### 12.3.5 CSL\_UhpiHwSetup

#### Detailed Description

Structure to configure Hardware Setup.

#### Field Documentation

##### [CSL\\_UhpiGpIntCtrl](#) **CSL\_UhpiHwSetup::gpIntCtrl**

General Purpose Interrupt Control Register

##### [CSL\\_UhpiGpioData](#) **CSL\_UhpiHwSetup::gpioData**

General Purpose I/O Data Register

##### [CSL\\_UhpiGpioDir](#) **CSL\_UhpiHwSetup::gpioDir**

General Purpose I/O Direction Register

##### [CSL\\_UhpiGpioEnable](#) **CSL\_UhpiHwSetup::gpioEnable**

General Purpose I/O Enable Register

##### [CSL\\_UhpiAddrCfg](#) **CSL\_UhpiHwSetup::hpiAddr**

Host port Interface Read & Write Address Register

##### [CSL\\_UhpiCtrl](#) **CSL\_UhpiHwSetup::hpiCtrl**

Host port Interface control Register

---

## 12.3.6 CSL\_UhpiBaseAddress

### Detailed Description

This structure contains the base-address information for the peripheral instance of the UHPI.

### Field Documentation

#### CSL\_UhpiRegsOvly CSL\_UhpiBaseAddress::regs

Base-address of the configuration registers of the peripheral

## 12.3.7 CSL\_UhpiAddrCfg

### Detailed Description

Structure configures Host Port Interface Write & Read Address.

### Field Documentation

#### UInt32 CSL\_UhpiAddrCfg::hpiReadAddr

Host Port Interface Read Address

#### UInt32 CSL\_UhpiAddrCfg::hpiWrtAddr

Host Port Interface Write Address

## 12.3.8 CSL\_UhpiGpioData

### Detailed Description

This structure is used to configure the GPIO Data.

### Field Documentation

#### UInt32 CSL\_UhpiGpioData::gpioData1

GPIO Direction - 1 Register

#### [CSL\\_UhpiGpioDat2](#) CSL\_UhpiGpioData::gpioData2

GPIO Direction - 2 Register

#### UInt32 CSL\_UhpiGpioData::gpioData3

GPIO Direction - 3 Register

## 12.3.9 CSL\_UhpiGpioDir

### Detailed Description

This structure is used to configure the GPIO Direction.

### Field Documentation

#### UInt32 CSL\_UhpiGpioDir::gpioDir1

GPIO Direction - 1 Register

#### [CSL\\_UhpiGpioDir2](#) CSL\_UhpiGpioDir::gpioDir2

GPIO Direction - 2 Register

**Uint32 CSL\_UhpiGpioDir::gpioDir3**  
GPIO Direction - 3 Register

### 12.3.10 CSL\_UhpiGpIntCtrl

#### Detailed Description

Structure to configure General Purpose Interrupt Control.

#### Field Documentation

**CSL\_UhpiGpIntEnable CSL\_UhpiGpIntCtrl::gpIntEnable**  
GPINT control Interrupt Enable

<b>CSL_UhpiGpIntInvEnable</b>	<b>CSL_UhpiGpIntCtrl::gpIntInvEnable</b>			
GPINT	control	Interrupt	Invert	Enable

## 12.4 Enumerations

This section lists the enumerations available in the UHPI module.

### 12.4.1 CSL\_UhpiHwStatusQuery

#### enum CSL\_UhpiHwStatusQuery

Enumeration for queries passed to *CSL\_uhpiGetHwStatus()*.  
Enumeration for hardware status query commands

#### Enumeration values:

<i>CSL_UHPI_QUERY_PID_REV</i>	Query the current value of Peripheral Revision Query the current value of Peripheral Class. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_PID_CLASS</i>	Query the current value of Peripheral Type. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_PID_TYPE</i>	Query the current value of GP Interrupt Enable-0. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPINT_EN0</i>	Query the current value of GP Interrupt Enable 1. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPINT_EN1</i>	Query the current value of GP Interrupt Enable 2. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPINT_EN2</i>	Query the current value of GPIO Direction 1. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPIO_DIR1</i>	Query the current value of GPIO Direction 2. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPIO_DIR2</i>	Query the current value of GPIO Direction 3. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_GPIO_DIR3</i>	Query the current value of Host Ready. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_HRDY</i>	Query the current value of Host Fetch. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_FETCH</i>	Query the current value of HPI Reset. <b>Parameters:</b> ( <i>Uint32 *</i> )
<i>CSL_UHPI_QUERY_HPI_RST</i>	Query the current value of Half-word ordering status. <b>Parameters:</b> ( <i>Uint32 *</i> )

## 12.4.2 CSL\_UhpiHwControlCmd

### enum CSL\_UhpiHwControlCmd

Enumeration for queries passed to *CSL\_uhpiHwControl()*.

Enumeration for hardware set commands

#### Enumeration values:

<i>CSL_UHPI_CMD_GPINT_SET</i>	Set the GP Interrupt set the GP Interrupt Invert <b>Parameters:</b> <i>Uint32</i>
<i>CSL_UHPI_CMD_SET_GPINT_INV</i>	Set the GPIO Enable <b>Parameters:</b> <i>Uint32</i>
<i>CSL_UHPI_CMD_SET_GPIO_EN</i>	Set the GPIO Direction-1 <b>Parameters:</b> <i>Uint32</i>
<i>CSL_UHPI_CMD_SET_GPIO_DIR1</i>	Set the GPIO Direction-2 <b>Parameters:</b> <i>Uint16</i>
<i>CSL_UHPI_CMD_SET_GPIO_DIR2</i>	Set the GPIO Direction-3 <b>Parameters:</b> <i>Uint32</i>
<i>CSL_UHPI_CMD_SET_GPIO_DIR3</i>	Set the HPIC Host-to-DSP Interrupt. <b>Parameters:</b> <i>(None)</i>
<i>CSL_UHPI_CMD_SET_DSP_INT</i>	Reset the HPIC Host-to-DSP Interrupt. <b>Parameters:</b> <i>(None)</i>
<i>CSL_UHPI_CMD_RESET_DSP_INT</i>	Set the HPIC DSP-to-Host Interrupt. <b>Parameters:</b> <i>(None)</i>
<i>CSL_UHPI_CMD_SET_HINT</i>	Reset the HPIC DSP-to-Host Interrupt. <b>Parameters:</b> <i>(None)</i>

## 12.4.3 CSL\_UhpiCtrl

### enum CSL\_UhpiCtrl

Enumeration for Host Port Interface Control.

#### Enumeration values:

<i>CSL_UHPI_HWOB</i>	Half-word Ordering Bit
<i>CSL_UHPI_DSP_INT</i>	Host-to-DSP Interrupt
<i>CSL_UHPI_HINT</i>	DSP-to-Host Interrupt
<i>CSL_UHPI_HRDY</i>	Host Ready
<i>CSL_UHPI_FETCH</i>	Host Fetch
<i>CSL_UHPI_XHPIA</i>	UHPI Extended Address
<i>CSL_UHPI_HPI_RST</i>	HPI Reset

---

<i>CSL_UHPI_HWOB_STAT</i>	Half-word ordering bit status
<i>CSL_UHPI_DUAL_HPIA</i>	Dual HPIA mode configuration bit
<i>CSL_UHPI_HPIA_RW_SEL</i>	HPIA register select bit

## 12.4.4 CSL\_UhpiGpioDat2

### enum CSL\_UhpiGpioDat2

Enumeration for General Purpose I/O Data.

#### Enumeration values:

<i>CSL_UHPI_GPIO_DAT0</i>	This DAT bit corresponds to the /HAS pin Controls/ states the level of the /HCS pin
<i>CSL_UHPI_GPIO_DAT1</i>	Controls/ states the level of the /HCS pin
<i>CSL_UHPI_GPIO_DAT2</i>	Controls/ states the level of the /HDS1 pin
<i>CSL_UHPI_GPIO_DAT3</i>	Controls/ states the level of the /HDS1 pin
<i>CSL_UHPI_GPIO_DAT4</i>	Controls/ states the level of the HR/W pin
<i>CSL_UHPI_GPIO_DAT5</i>	Controls/ states the level of the HHWIL pin
<i>CSL_UHPI_GPIO_DAT6</i>	Controls/ states the level of the HCNTLB pin
<i>CSL_UHPI_GPIO_DAT7</i>	Controls/ states the level of the HCNTLA pin
<i>CSL_UHPI_GPIO_DAT8</i>	Controls/ states the level of the /HINT pin
<i>CSL_UHPI_GPIO_DAT9</i>	Control/ states the level of the HRDY pin
<i>CSL_UHPI_GPIO_DAT10</i>	Control/ states the level of the /HRDY pin
<i>CSL_UHPI_GPIO_DAT11</i>	Control/ states the level of the /HBE0 pin
<i>CSL_UHPI_GPIO_DAT12</i>	Control/ states the level of the /HBE1 pin
<i>CSL_UHPI_GPIO_DAT13</i>	Control/ states the level of the /HBE2 pin
<i>CSL_UHPI_GPIO_DAT14</i>	Control/ states the level of the /HBE3 pin

## 12.4.5 CSL\_UhpiGpioDir2

### enum CSL\_UhpiGpioDir2

Enumeration for General Purpose I/O Direction

#### Enumeration values:

<i>CSL_UHPI_GPIO_DIR0</i>	Control the direction of the /HAS pin
<i>CSL_UHPI_GPIO_DIR1</i>	Control the direction of the /HCS pin
<i>CSL_UHPI_GPIO_DIR2</i>	Control the direction of the /HDS1 pin
<i>CSL_UHPI_GPIO_DIR3</i>	Control the direction of the /HDS2 pin
<i>CSL_UHPI_GPIO_DIR4</i>	Control the direction of the HR/W pin
<i>CSL_UHPI_GPIO_DIR5</i>	Control the direction of the HHWIL pin
<i>CSL_UHPI_GPIO_DIR6</i>	Control the direction of the HCNTLB pin
<i>CSL_UHPI_GPIO_DIR7</i>	Control the direction of the HCNTLA pin
<i>CSL_UHPI_GPIO_DIR8</i>	Control the direction of the /HINT pin
<i>CSL_UHPI_GPIO_DIR9</i>	Control the direction of the HRDY pin
<i>CSL_UHPI_GPIO_DIR10</i>	Control the direction of the /HRDY pin
<i>CSL_UHPI_GPIO_DIR11</i>	Control the direction of the /HBE0 pin
<i>CSL_UHPI_GPIO_DIR12</i>	Control the direction of the /HBE1 pin
<i>CSL_UHPI_GPIO_DIR13</i>	Control the direction of the /HBE2 pin
<i>CSL_UHPI_GPIO_DIR14</i>	Control the direction of the /HBE3 pin

## 12.4.6 CSL\_UhpiGpioEnable

### enum CSL\_UhpiGpioEnable

Enumeration for GPIO Enable.

#### Enumeration values:

<i>CSL_UHPI_GPIO_EN0</i>	GPIO_EN0 bank includes the /HCS /HDS1 /HDS2 pins
<i>CSL_UHPI_GPIO_EN1</i>	GPIO_EN1 bank includes HCNTL[B:A] pins
<i>CSL_UHPI_GPIO_EN2</i>	GPIO_EN2 bank includes the /HAS pin
<i>CSL_UHPI_GPIO_EN3</i>	GPIO_EN3 bank includes the /HBE[3:0]
<i>CSL_UHPI_GPIO_EN4</i>	GPIO_EN4 bank includes the /HHWIL pin
<i>CSL_UHPI_GPIO_EN5</i>	GPIO_EN5 bank includes the /HRDY pin
<i>CSL_UHPI_GPIO_EN6</i>	GPIO_EN6 bank includes the /HINT pin
<i>CSL_UHPI_GPIO_EN7</i>	GPIO_EN7 bank includes the HD[7:0] pin
<i>CSL_UHPI_GPIO_EN8</i>	GPIO_EN8 bank includes the HD[15:8] pin
<i>CSL_UHPI_GPIO_EN9</i>	GPIO_EN9 bank includes the HD[23:16] pin
<i>CSL_UHPI_GPIO_EN10</i>	GPIO_EN10 bank includes the HD[31:24] pin
<i>CSL_UHPI_GPIO_EN11</i>	GPIO_EN10 bank includes the HA[0:7] pin
<i>CSL_UHPI_GPIO_EN12</i>	GPIO_EN10 bank includes the HA[15:8] pin
<i>CSL_UHPI_GPIO_EN13</i>	GPIO_EN10 bank includes the HA[19:16] pin
<i>CSL_UHPI_GPIO_EN14</i>	GPIO_EN10 bank includes the HA[23:20] pin
<i>CSL_UHPI_GPIO_EN15</i>	GPIO_EN10 bank includes the HA[27:24] pin
<i>CSL_UHPI_GPIO_EN16</i>	GPIO_EN10 bank includes the HA[31:28] pin

## 12.4.7 CSL\_UhpiGpIntInvEnable

### enum CSL\_UhpiGpIntInvEnable

Enumeration for General Purpose Interrupt Invert.

#### Enumeration values:

<i>CSL_UHPI_GPINT_INV0</i>	GPINT_INV0 inverts the corresponding GPINT_EN0
<i>CSL_UHPI_GPINT_INV1</i>	GPINT_INV1 corresponds with the HCNTLA GPINT
<i>CSL_UHPI_GPINT_INV2</i>	GPINT_INV2 corresponds with the /HAS GPINT

## 12.4.8 CSL\_UhpiGpIntEnable

### enum CSL\_UhpiGpIntEnable

Enumeration for General Purpose Interrupt Enable.

#### Enumeration values:

<i>CSL_UHPI_GPINT_EN0</i>	GPINT_EN0 enables HCNTLB as a GPINT sourcing DMA_WRITE_EVENT
<i>CSL_UHPI_GPINT_EN1</i>	GPINT_EN1 enables HCNTLA as a GPINT sourcing DMA_READ_EVENT
<i>CSL_UHPI_GPINT_EN2</i>	GPINT_EN2 enables /HAS as a GPINT sourcing the CPU Interrupt

---

## 12.5 Macros

**#define CSL\_UHPI\_CONFIG\_DEFAULTS**

**Value:**

```
{\
    CSL_HPI_GPIO_EN_RESETVAL, \
    CSL_RTI_RTICOMPCTRL_RESETVAL, \
    CSL_HPI_GPIO_DIR1_RESETVAL, \
    CSL_HPI_GPIO_DAT1_RESETVAL, \
    CSL_HPI_GPIO_DIR2_RESETVAL, \
    CSL_HPI_GPIO_DAT2_RESETVAL, \
    CSL_HPI_GPIO_DIR3_RESETVAL, \
    CSL_HPI_GPIO_DAT3_RESETVAL, \
    CSL_HPI_HPIC_RESETVAL, \
    CSL_HPI_HPIAW_RESETVAL, \
    CSL_HPI_HPIAR_RESETVAL\
}
```

Default Values for Config structure.