

COMPUTER GENERATED DRAWING - DO NOT REVISE MANUALLY

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	Initial Release		
B	Pre-EVM Release Update	3/3/2021	
C	Pre-EVM Release Update	5/15/2023	



		DWN Mike McCormick	DATE 2/17/2023	TEXAS INSTRUMENTS (C) COPYRIGHT 2023 TEXAS INSTRUMENTS ALL RIGHTS RESERVED	
		ENGR Tim Ryan	9/9/2022		
		SYST Mike McCormick	9/9/2022		
PWB: 2518421		PRJ John O'Connor	7/27/2020	TITLE ESD, DLP082C - DLPLCRC910EVM Schematic	
CCA: 2518422		QA Mark Dorak	7/27/2020		
NEXT ASSY	USED ON			C DRAWING NO 2518420	REV C
APPLICATION		SW	Cadence Capture V.17.2	SCALE	SHEET 1 of 19

I2C BUS ADDRESSES



DLPC910
0110 100_ OR 0110 110_

```
3.3V CURRENT SENSE
1000 001_
```


```
2.5V CURRENT SENSE
1001 100_
```

```
1.8V CURRENT SENSE
1000 011_
```

```
1.0V CURRENT SENSE
1000 010_
```




BLOCK DIAGRAM



TEXAS INSTRUMENTS	DWN Mike McCormick	DATE 2/17/2023	C	DRAWING NO 2518420	REV C
	ISSUE DATE //				
			SCALE	SHEET 3 OF 19	

t_software = 5600µs*(0.8V/Vref)/(15.6 uA/1ss) = 0.8 ms





POWER, CURRENT MONITORS

TEXAS INSTRUMENTS	DWN Mike McCormick	DATE 2/17/2023	C	DRAWING NO 2518420	REV C
	ISSUE DATE #				

SCALE SHEET 4 OF 19










UNIDIRECTIONAL LEVEL SHIFTERS


TEXAS INSTRUMENTS	DWN	DATE	C	DRAWING NO	2518420	REV	C
	Mike McCormick	2/17/2023					
	ISSUE DATE		SCALE	SHEET 8 OF 19			







PMBUS for Development and Test Only



USB INTERFACE

TEXAS INSTRUMENTS

DWN
Mike McCormick
ISSUE DATE

DATE
2/17/2023

C


DRAWING NO
2518420

REV
C

SCALE

SHEET 10 OF 19

Spare Clock for Apps FPGA
Default Setup: 25 MHz input, 100 MHz output



SPARE CLOCK

TEXAS INSTRUMENTS

DWN
Mike McCormick
DATE
2/17/2023
ISSUE DATE
#

C DRAWING NO
2518420
SCALE
SHEET 17 OF 19

REV
C

Revision B:

- Changed D5 to 15V part
- Changed R655 to 4.64 KOhm
- Changed R668 to 6.81 KOhm
- Changed R654 to 6.74 KOhm
- Connected 1.8V to J501 pins J39 and K40.
- Added C560 to J501 pins J39 and K40.
- Added R692 to J16 pin 2
- Rotated D1 to connect Anode to U14 and Cathode to R105. Connected R105 to GND. D1 will illuminate when POWER_LED pin is 'High'.
- Connected J11 pin 1 to J500 pin D24 - Added R693 pullup to 2.5V - Passes SPEED_SEL0 status to APPS FPGA
- Connected J7 pin 1 to J500 pin H28 - Added R694 pullup to 2.5V - Passes SPEED_SEL1 status to APPS FPGA
- Changed D2, R109 to different values, logic high=on
- U8 changed from TXB0102DCUR to NLSX4014DTR2G, for higher throughput, added decoupling caps
- U4,U6,U7 changed from TXB0108DQSR to NLSX3018DTR2G, for higher throughput, added decoupling caps
- Changed 139 to 1k. Necessary for stronger pull on power float switch
- Routed SPEED_SEL0,1 through level shifter U11 to signals APP_SPEED_SEL0,1. Connected to FMC J500C pins D24,H28 respectively. Signals needed to be level shifted and sent to FPGA
- Changed net APP_USB_IP_CLK to connect to F04 instead of F05 on J500D (From N to P side). FPGA specifies this.
- J500C connector connected to APP_DMD_TYPE0, APP_DMD_TYPE1, APP_DMD_TYPE2, APP_DMD_TYPE3 instead of DMD_TYPE0, DMD_TYPE1, DMD_TYPE2, DMD_TYPE3. On C26,H35,H34,H22 respectively. Signals needed to be level shifted
- R52 changed to 51k. Voltage divider was exceeding VIN max of Cypress device
- SN74AVC32T245NMJR was Split to 2 SN74AVC16T245DGGR. Extra decoupling caps added. Done for part supply reasons.
- A number of parts changed to alternates, some with new footprints
- Changed DLPC910 symbol, lines so that DOUT_CP_15 is on pin AC23, and DOUT_CN_15 is on pin AC22
- Changed SW3 to be toggle switch
- Added Jumper from APP_CTRL_RSTZ to 1.8V
- Connected to testpoints: ROW_ADDR8, ROW_ADDR9, ROW_ADDR10, ROW_MODE0, ROW_MODE1, BLK_ADDR0, BLK_ADDR1, BLK_ADDR2
- Changed R133 to Do Not Install
- Added a Not Installed 0k resistor between U15 pin N18 (CS_B_0) and U22 pin C2 (FLASH_CFG_CSZ)
- Added a Not Installed 4.7k pullup resistor on U15 pin N18 (CS_B_0)
- Changed R105 to 24.9 ohm
- Fixed TD0/TDI connections between DLPC910 (V11,W100) , J17 (p8,p10) and DLPR910 (E6,G1)
- Replaced U22 with S25FL128LAGMFM010
- Removed R123, not needed for S25FL128LAGMFM010
- Changed C533 to 06031A4R7CAT2A
- Changed Q1,Q500 to DMN3065LW-13

Revision C:

- Added R696
- Installed R134
- Connected J18 pin 5 to U22 pin 2 through R696
- Changed U4, U6, and U7 to SN74AVX8T245 level shifters
- Added R715 - R730 15 ohm resistors
- Added R699 - R714 62 ohm resistors
- Added USB_DIR_CTRL line to PA2 output of U501
- Removed U7, C575, and C576
- Added PWREN_3 connection to Pin B12 of J8A for 3.3V Power Enable on DMD Board
- Changed U22 to S25FL032 FLASH Device
- Changed GP1,GP2,GP3, and GP4 to 5001
- Changed C541 to CL10A474KB8NNNC
- Changed FB4 to MPZ1608S101ATDH5

REVISIONS

TEXAS INSTRUMENTS	DWN Mike McCormick	DATE 2/17/2023	C	DRAWING NO 2518420	REV C
	ISSUE DATE #		SCALE	SHEET 18	OF 19

Important Notice and Disclaimer

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

IMPORTANT NOTICE

TEXAS INSTRUMENTS	DWN Mike McCormick	DATE 2/17/2023	C	DRAWING NO 2518420	REV C
	ISSUE DATE #				
	SCALE		SHEET 19 OF 19		