


# NOTES, UNLESS OTHERWISE SPECIFIED:

1. The netname "P3V3" represents connection to the +3.3V power plane.
2. The netname "P1V8" represents connection to the +1.8V power plane.
3. The netname "V\_OFFSET" represents connection to the +10V power plane.
4. The netname "V\_RESET" represents connection to the -14V power plane.
5. The netname "V\_BIAS" represents connection to the +18V power plane.
6. The symbol  represents connection to the digital ground plane.
7. A "Z" suffix on a signal name indicates an active low signal
8. All components with designators "U" are electrostatic discharge sensitive



## INDEX

Sheet 1: Cover  
Sheet 2: Front End Interface  
Sheet 3: Power  
Sheet 4: DMD  
Sheet 5: Important Notice

## COMPUTER GENERATED DRAWING - DO NOT REVISE MANUALLY

### REVISIONS

REV	DESCRIPTION	DATE	APPROVED
A	ECO 2172111: Initial Release	2/8/2018	DH
B	Revision B	7/15/2019	DH
C	Revision C	2/6/2020	DH
D	Revision D	6/16/2020	DH
E	Revision E	9/24/2021	DH

### Rev. B

Changed P1P8V Net Name to VDD\_DMD  
Changed R8 Pin 2 connection from P1P8V to P1P8V\_LDO  
Changed R5 Pin 2 connection from P1P8V to P1P8V\_LDO  
Added net DMUX\_LATCHED to J4 Pin 7  
Added net LATCH\_CLEAR to J4 Pin 8  
Changed U3 Pin 5 from P1P8V to P1P8V\_LDO  
Added pads for R51 and R52 (Components DNI)  
Added C178 (2.2uF) to V\_OFFSET  
Changed R12 Pin 2 connection from P1P8V to P1P8V\_LDO  
Added U19: 1.8V LDO supply for DLPC980 Logic Ref.  
Added C180 (1uF), C181 (1uF), and R55 (10m) for 1.8V LDO circuit  
Added C177 (2.2u) to V\_OFFSET  
Added R48 (10m), R49 (10m), and R50 (10m) - current monitoring resistors  
R29 changed to 634k, 1% to adjust V\_OFFSET voltage  
R36 changed to 0 ohm to adjust compensation network  
R42 changed to 1%  
V\_BIAS circuitry altered:  
The output of the positive charge pump (U10 pin 17) is now fed into CPI (U16 pin 16).  
V\_BIAS is now output from the VGH pin (U16 pin 15)  
Added C191, C192, and C193 to V\_BIAS  
Added C182, C183, C184 (10u) to V\_OFFSET (near DMD)  
Added C185, C186, C187 (10u) to V\_RESET (near DMD)  
Added C188, C189, C190 (10u) to V\_BIAS (near DMD)  
Added U18 to latch DMUX  
Added R53, R54, R56, R57, and C179 for latch circuit  
Added U22 and U23 buffers to account for VDD\_DMD variation

### Rev. D

L2 (4.7uH), R36 (0), C25 (36pF), C31 (10uF), and C22 (1uF) devices updated to L2 (2.2uH), R36 (56.0k), C25 (47pF), C31 (0.33uF), and C22 (22uF)

### Rev. E

C18 (1 000pF) updated to C18 (4700pF)  
C27 updated to DNI (Do Not Install)


### Rev. C

J6 Pin 1 net changed from VDD\_DMD to P1P8V\_LDO  
I2C level shifter removed. I2C from DLPC964 now at 3.3V  
U1 removed  
R5, R8 removed  
VDD\_DMD and VDDA\_DMD Rails Separated  
U2, U3, U4, U5 removed  
FB5, FB6 removed  
L1 removed  
R11, R13, R14, R15, R16, R17, R51, R52 removed  
C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C178 removed  
TP3 removed  
U24, U25 added  
L3, L4 added  
R58, R59, R60, R61, R62, R63, R64, R65 added  
C194, C195, C196, C197, C198, C199 added  
TP15, TP16 added  
Net VDDA\_DMD added  
C39, C41, C44, C58, C68, C77, C82, C90, C94, C96, C97, C98, C106, C108, C128, C140, C141, C142, C148, C149, C155, C158, C159, C165, C168, C169, C170, C113, C115, C123, C124 changed from VDD\_DMD to VDDA\_DMD  
Sheet 3 reference to DLPC980 updated to DLPC964 to reflect updated controller name  
L2 (4.7uH), R36 (0), C25 (36pF), C31 (10uF), and C22 (1uF) devices updated to L2 (2.2uH), R36 (56.0k), C25 (47pF), C31 (0.33uF), and C22 (22uF)


TI INFORMATION  
SELECTIVE DISCLOSURE  
Property of Texas Instruments Only

		DWN Ben Uhing	DATE 2/6/2020	TEXAS INSTRUMENTS (C) COPYRIGHT 2020 TEXAS INSTRUMENTS ALL RIGHTS RESERVED	
		ENGR Mike McCormick			
		APVD			
		MFG John O'Connor		TITLE ESD, DLPLCR99EVM DMD Board for DLP990U	
		QA			
NEXT ASSY	USED ON			A3 DRAWING NO 2516002	REV E
APPLICATION		SW Cadence Capture V.17.2		SCALE	SHEET 1 of 5


# Flex Cable 51-pin Connectors to Emulation / ASIC boards




Alternate 3.3V Input



3.3V I2C Connector




Jumper to Enable DMD\_PWR without connection to ASIC



I2C Level Shifter (Removed)



Mechanical Components



[illegible]

$V\_OFFSET = 10V$   
 $V\_RESET = -14V$   
 $V\_BIAS = 18V$

[illegible]



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated

TI INFORMATION  
SELECTIVE DISCLOSURE  
Property of Texas Instruments Only

(C) COPYRIGHT 2020  
Texas Instruments  
All Rights Reserved

TEXAS INSTRUMENTS

DWN Ben Uhlig	DATE 10/02/2017	A3	DRAWING NO 2516002	REV E
ISSUE DATE 2/26/2020	SCALE	SHEET 5 OF 5		