{"text_format":"1","workbook":"xlsx","n_sheets":9,"sheets":["InputSheet","DeviceCalculator","revisionNotes","Disclaimer","partData","Std. R and C Values","Schematic Checklist","Layout Checklist","Extra"],"not_rendered":{"charts":0,"images":2,"macros":1,"external_links":4,"defined_names":376,"comments":1,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900"}

{"sheet":"InputSheet","index":0,"n_rows":51,"n_cols":7,"rows_kept":51,"cut":false,"hidden":false,"merged":[]}
["Parameter","Units","Type","Default","*selected*","end"]
["Rail Name",null,"Req",null,"Example"]
["Part Number",null,"Req",null,"TPSM843620"]
["Vin_min","V","Opt","Vin_nom*0.8",11]
["Vin_nom","V","Req",null,12,null,"Sheet Descriptions:"]
["Vin_max","V","Opt","Vin_nom*1.1",13,null,"InputSheet = sheet with simplified input for checking component values with the macros described below"]
["Vout","V","Req",null,1,null,"DeviceCalculator = sheet where all calculations are done. This sheet can be used by itself to select or check component values."]
["Iout","A","Opt","Io_max_IC",6]
["dVo_trans",null,"Opt","Vout*0.03",0.03,null,"Macro Directions:"]
["dVo_dc",null,"Opt","Vout*0.01",0.01,null,"Check/Calculate Selected Column"]
["Io_step","A","Opt","Iout*0.5",3,null,"Select any cell in the column of the design you would like to check."]
["R_fsel",null,"Opt","R_fsel_rec",11.8,null,"Click on the Check/Calculate to send the input values to the DeviceCalculator worksheet."]
["fsw_select",null,"Calc",null,1000,null,"The calculated results on the DeviceCalculator worksheet are then pulled back to this sheet to check the component values used."]
["N_Cout_cer",null,"Opt",1,2]
["Cout_single_cer","mΩ","Opt","Cout_min",100,null,"Pull Values from DeviceCalculator Sheet"]
["Cer_derating",null,"Opt",0.8,0.8,null,"The DeviceCalculator worksheet has more details to aid in the design."]
["ESR_single_cer","µF","Opt",1,1,null,"Updates to the design can be mode in the DeviceCalculator sheet."]
["N_Cout_bulk",null,"Opt",0,0,null,"After making updates, click on Pull Values to use the values on the DeviceCalculator sheet and check them."]
["Cout_single_bulk","µF","Opt",0.1,0]
["ESR_single_bulk","mΩ","Opt",1,0,null,"Check/Calculate All Columns"]
["Cout","µF","Calc",null,160.001,null,"This will run Check/Calculate Selected Column on all designs"]
["Vo_trans","mV","Calc",null,29.841551829730385]
["Vo_overshoot","mV","Calc",null,13.218667383328851]
["Vo_ripple","mV","Calc",null,2.733173031267238]
["Vi_ripple_perc",null,"Opt",0.04,0.04]
["Cin","µF","Opt","Cin_min",20]
["Cin_derating",null,"Opt",0.5]
["Vi_ripple","mV","Calc",null,21.19579616709353]
["Rfb_b","kΩ","Opt","Rfb_b_rec",4.99]
["Rfb_t","kΩ","Opt","Rfb_t_std",4.99]
["Vout_calc","V","Calc",null,1]
["Cff","pF","Opt","Cff_rec_std",22]
["Rff","kΩ","Opt","Rff_rec_std",0]
["R_mode","kΩ","Opt","R_mode_rec",2.21]
["I_lim_sel",null,"Calc",null,"High"]
["Ramp_sel","pF","Calc",null,1]
["SS_sel","ms","Calc",null,1]
["Ren_t","kΩ","Opt",0,0]
["Ren_b","kΩ","Opt",{"$f":"10^4","v":10000},0]
["Vstart_typ","V","Calc",null,{"$error":"#DIV/0!"}]
["Vstop_typ","V","Calc",null,{"$error":"#DIV/0!"}]
["Rboot","Ω","Opt","Rboot_rec"]
["Rpg","kΩ","Opt","Rpg_rec",100]
["Rfsel_check",null,"Check",null,"Pass"]
["Lout_check",null,"Check",null,"Pass"]
["Cout_check",null,"Check",null,"Pass"]
["Cin_check",null,"Check",null,"Pass"]
["FB_network_check",null,"Check",null,"Caution: Check Cff. Selected value is 0.2× the recommended value.\n\nCaution: If not already included, recommend adding a 0-Ohm placeholder for Rff. This can help improve load regulation in case of non-ideal AGND to PGND connection in the PCB layout. Based on input Rfb_t, suggested value is 0.25kOhm."]
["Rmode_check",null,"Check",null,"Pass"]
["EN_divider_check",null,"Check",null,"Pass"]
["Cbp_Rpg_check",null,"Check",null,"Pass"]

{"sheet":"DeviceCalculator","index":1,"n_rows":154,"n_cols":10,"rows_kept":154,"cut":false,"hidden":false,"merged":[[41,1,41,7],[42,1,42,7],[56,1,56,7],[57,1,57,7],[100,1,100,7],[88,1,88,7],[95,1,95,7],[123,1,123,7],[101,1,101,7],[109,1,109,7],[135,1,135,7],[149,1,149,7],[33,1,33,7],[0,1,0,7],[7,1,7,7],[25,1,25,7],[1,1,6,1],[1,2,6,2],[1,3,6,3],[1,4,6,4],[1,5,6,5],[1,6,6,6],[1,7,6,7]]}
[null,"Design Calculations",null,null,null,null,null,null,null,"Key"]
[null,"Parameter","Input","Recommended","Selected Value","Calculated with Selected Value","Units","Description",null,"User Entered Value"]
[null,null,null,null,null,null,null,null,null,"Fixed IC Parameter"]
[null,null,null,null,null,null,null,null,null,"Calculated Parameter"]
[null,null,null,null,null,null,null,null,null,"Recommended Component Value"]
[null,null,null,null,null,null,null,null,null,"Design Caution"]
[null,null,null,null,null,null,null,null,null,"Design Warning"]
[null,"Choose Device"]
[null,"Part number","TPSM843620",null,null,null,null,"Select IC part number"]
[null,"Vin_min_IC",{"$f":"VLOOKUP($C$9,partData!$A$3:$N$12,2,FALSE)","v":4},null,null,null,"V","IC rated minimum input voltage"]
[null,"Vin_max_IC",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,3,FALSE)","v":18},null,null,null,"V","IC rated maximum input voltage"]
[null,"Vref",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,9,FALSE)","v":0.5},null,null,null,"V","Internal voltage reference"]
[null,"Io_max_IC",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,4,FALSE)","v":6},null,null,null,"A","IC rated maximum output current"]
[null,"EN_rise",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,12,FALSE)","v":1.2},null,null,null,"V","EN rising voltage threshold"]
[null,"EN_rise_max",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,17,FALSE)","v":1.25},null,null,null,"V","EN rising voltage threshold (maximum spec)"]
[null,"EN_fall",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,13,FALSE)","v":1.1000000000000001},null,null,null,"V","EN falling voltage threshold"]
[null,"OC_high_min",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,5,FALSE)","v":8.3699999999999992},null,null,null,"A","Minimum peak current limit for High current limits"]
[null,"OC_low_min",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,6,FALSE)","v":4},null,null,null,"A","Minimum peak current limit for Low current limits"]
[null,"ton_min_max",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,7,FALSE)","v":40},null,null,null,"ns","Worst case minimum on-time"]
[null,"toff_min_max",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,8,FALSE)","v":140},null,null,null,"ns","Worst case minimum off-time"]
[null,"Rdson_HS",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,10,FALSE)","v":25},null,null,null,"mΩ","High-side FET Rdson"]
[null,"Rdson_LS",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,11,FALSE)","v":6.5},null,null,null,"mΩ","Low-side FET Rdson"]
[null,"Lout",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,19,FALSE)","v":0.47},null,null,null,"uH","Internal inductance"]
[null,"L_DCR",{"$f":"VLOOKUP($C$9,partData!$A$3:$AAA$13,20,FALSE)","v":18},null,null,null,"mΩ","DC resistance of internal inductor"]
[null,"L_Tol",20,null,null,null,"%","Tolerance of inductance for internal inductor"]
[null,"Input System Parameters"]
[null,"Vin_min",11,null,null,null,"V","Minimum input voltage"]
[null,"Vin_nom",12,null,null,null,"V","Nominal input voltage"]
[null,"Vin_nom",12,null,null,null,"V","Nominal input voltage"]
[null,"Vin_max",13,null,null,null,"V","Maximum input voltage"]
[null,"Vout",1,null,null,null,"V","Output voltage"]
[null,"Iout",6,null,null,null,"A","Maximum output current"]
[null,"E12 Resistor Values?","No",null,null,null,null,"If using E12 resistor values, tolerance still must be 1%"]
[null,"Select the Switching Frequency (FSEL pin)"]
[null,"fsw_max_ton",null,{"$f":"IF((1/(ton_min_max*10^-9))*(Vout)/(Vin_max)*1/1.1>=2.2*10^6,2.2*10^6,(1/(ton_min_max*10^-9))*(Vout)/(Vin_max)*1/1.1)*10^-3","v":1748.251748251748},null,null,"kHz","Maximum fsw limited by Vin_max and minimum on-time"]
[null,"fsw_max_toff",null,{"$f":"IF((Vin_min-Vout-Iout*2*(L_DCR_m+Rdson_HS_Ohm))/(toff_min_max_sec*(Vin_min-Iout*2*(Rdson_HS_Ohm-Rdson_LS_Ohm)))*10^-3>=2200,2200,(Vin_min-Vout-Iout*2*(L_DCR_m+Rdson_HS_Ohm))/(toff_min_max_sec*(Vin_min-Iout*2*(Rdson_HS_Ohm-Rdson_LS_Ohm)))*10^-3)","v":2200},null,null,"kHz","Maximum fsw allowed limited by Vin_min and minimum off-time (Depends on inductor DCR and includes 2x multiplier on resistance for margin)"]
[null,"fsw_rec",null,{"$f":"MIN(1000,VLOOKUP(TRUE,partData!K18:L22,2,FALSE))","v":1000},null,null,"kHz","Recommended max fsw setting"]
[null,"fsw_input",1000,null,null,null,"kHz","Select the fsw option"]
[null,"R_fsel_rec",null,{"$f":"IF(C33=\"No\", VLOOKUP(C38,partData!E17:G22,2,0), VLOOKUP(C38,partData!E17:G22,3,0))","v":11.8},null,null,"kΩ","Recommended FSEL resistor for selected fsw"]
[null,"R_fsel",null,null,11.8,null,"kΩ","Selected FSEL resistor value"]
[null,"fsw_select",null,null,null,{"$f":"IF(OR(partData!J18:J22),VLOOKUP(TRUE,partData!J18:L22,3,FALSE),\"Invalid R_fsel\")","v":1000},"kHz","fsw with selected FSEL resistor"]
[null,"Choose the Output Inductor (Lout)"]
[null,"The inductance is selected based on a p-p ripple current target. Smaller L reduces solution size while larger L reduces AC loss."]
[null,"Kind",0.3,null,null,null,null,"Target ripple/Iout ratio (typically between 0.2 to 0.4)"]
[null,"L_target",null,{"$f":"(1/(0.3*Iout*(fsw_select/1000))*(((Vin_max-Vout)*Vout)/Vin_max))","v":0.51282051282051289},null,null,"µH","Target inductor value"]
[null,"L_min",null,{"$f":"((Vin_max-Vout)*Vout)/(Io_max_IC*0.5*Vin_max*fsw_select)*1000","v":0.30769230769230771},null,null,"µH","Minimum recommended inductance (ripple = 50% Iout_max_IC)"]
[null,"L_max",null,{"$f":"((Vin_max-Vout)*Vout)/(Io_max_IC*0.05*Vin_max*fsw_select)*1000","v":3.0769230769230766},null,null,"µH","Maximum recommended inductance (ripple = 5% Iout_max_IC)"]
[null,"L_rec",null,{"$f":"MIN(MAX(D46,D45),D47)","v":0.51282051282051289},null,null,"µH","Recommended inductor value"]
[null,"Lout",null,null,{"$f":"Lout","v":0.47},null,"µH","Selected inductance"]
[null,"DCR",null,null,{"$f":"L_DCR","v":18},null,"mΩ","DC resistance of selected inductor"]
[null,"Tol_L",null,null,0.2,null,null,"Tolerance of inductance for selected inductor"]
[null,"Iripple_max",null,null,null,{"$f":"1000*((Vin_max-Vout)*Vout)/(Lout*(1-20%)*Vin_max*fsw_select)","v":2.4549918166939442},"A","Inductor ripple current at Vin_max (includes Tol_L, used for DC ripple calculations) (Red if >4A)"]
[null,"Ipeak_max",null,null,null,{"$f":"Iout+($F52/2)","v":7.2274959083469721},"A","Full load peak current at Vin_max"]
[null,"Irms",null,null,null,{"$f":"SQRT(Iout^2+F52^2)","v":6.482822288173125},"A","Inductor rms current at Vin_max"]
[null,"Iripple_min",null,null,null,{"$f":"1000*((Vin_min-Vout)*Vout)/($E49*(1+20%)*Vin_min*fsw_select)","v":1.6118633139909735},null,"Inductor ripple current at Vin_min (includes Tol_L)"]
[null,"Ivalley",null,null,null,{"$f":"Iout-(F55/2)","v":5.1940683430045134},"A","Full load valley current at Vin_min (used for I_lim calculations)"]
[null,"Choose the Output Capacitor (Cout)"]
[null,"The output capacitance is deteremind based on the output ripple, transient and stability requirements. These calculations do not support mixed type output capacitors."]
[null,"Io_step",3,null,null,null,"A","Iout load transient step"]
[null,"dVo_perc",0.03,null,null,null,null,"dVo percent"]
[null,"dVo_trans",0.03,null,null,null,"V","Target Vout overshoot/undershoot after load step"]
[null,"dVo_dc",0.01,null,null,null,"V","Target steady state Vout voltage ripple"]
[null,"Cout_ripple",null,{"$f":"(1000*((Vin_max-Vout)*Vout)/(Lout*(1-0.2)*Vin_max*fsw_select))/(8*dVo_dc*fsw_Hz)*10^6","v":30.6873977086743},null,null,"µF","Min Cout for DC ripple requirement (ignores ESR)"]
[null,"Cout_trans",null,{"$f":"Io_step/(2*PI()*fsw_Hz/10*dVo_trans)*10^6","v":159.15494309189535},null,null,"µF","Min Cout for transient requirement assuming fco = fsw/10"]
[null,"Cout_overshoot",null,{"$f":"Lout*Io_step^2/(2*Vout*dVo_trans)","v":70.5},null,null,"µF","Min Cout for overshoot requirement based on inductor current slew rate"]
[null,"Cout_undershoot",null,{"$f":"(Lout_H*Io_step^2/(2*(Vin_min-Vout)*dVo_trans) + Io_step*(1-Vout/Vin_min)*1/fsw_Hz/(dVo_trans))*10^6","v":97.959090909090918},null,null,"µF","Min Cout for undershoot requirement based on inductor current slew rate"]
[null,"Cout_stability",null,{"$f":"(30/(2*PI()*fsw_Hz))^2*1/Lout_H*1000000","v":48.504821956438306},null,null,"µF","Min Cout for stability (f_LC < fsw/30)"]
[null,"Cout_min",null,{"$f":"(MAX(D63:D67,15))","v":159.15494309189535},null,null,"µF","Recommended min Cout (must include any derating due to DC/AC bias, temp and/or tolerance)"]
[null,"Cout_max",null,{"$f":"(150/(2*PI()*fsw_Hz))^2*1/Lout_H*1000000","v":1212.6205489109577},null,null,"µF","Max Cout for stability (f_LC > fsw/150) \n(Exceeding this is typically ok but validation of loop stability is highly recommended)"]
[null,"ESR_trans",null,{"$f":"dVo_trans/Io_step*1000","v":10},null,null,"mΩ","Max ESR to meet load step transient requirement"]
[null,"ESR_ripple",null,{"$f":"dVo_dc/(1000*((Vin_max-Vout)*Vout)/(Lout*(1-0.2)*Vin_max*fsw_select))*1000","v":4.0733333333333333},null,null,"mΩ","Max ESR to meet ripple requirement"]
[null,"ESR_max",null,{"$f":"MIN(D70:D71)","v":4.0733333333333333},null,null,"mΩ"]
[null,"N_Cout_cer",null,null,2,null,null,"Number of output capacitors"]
[null,"Cout_single_cer",null,null,100,null,"µF","Nominal value of single ceramic output capacitor"]
[null,"Cer_derating",null,null,0.8,null,null,"Remaining output capacitance after derating due to DC/AC bias, temp and/or tolerance"]
[null,"ESR_single_cer",null,null,1,null,"mΩ","ESR of output single ceramic output capacitor"]
[null,"Cout_cer_eff",null,null,null,{"$f":"Cout_single_cer*N_Cout_cer*Cer_derating","v":160},"µF","Effective Cout (If red, not enough capacitance)"]
[null,"ESR_cer_eff",null,null,null,{"$f":"ESR_single_cer/N_Cout_cer","v":0.5},"mΩ","Effective ESR"]
[null,"N_Cout_bulk",null,null,0,null,null,"Number of Bulk Capacitors"]
[null,"Cout_single_bulk",null,null,0,null,"uF","Nominal value of a Single Bulk/Polymer/Electrolytic Output Capacitor"]
[null,"Bulk_derating",null,null,1,null,null,"Percentage of Nominal Bulk Capacitance remaining after tolerance, temperature, and/or lifetime"]
[null,"ESR_single_bulk",null,null,0,null,"mΩ","Single Bulk Capacitor ESR"]
[null,"Cout_bulk_eff",null,null,null,{"$f":"IF(N_Cout_bulk=0,0.001,N_Cout_bulk*E80*Bulk_derating)","v":1E-3},"µF","Total Bulk Output Capacitance"]
[null,"ESR_bulk_eff",null,null,null,{"$f":"IF(N_Cout_bulk=0,10^9,E82/N_Cout_bulk)","v":1000000000},"mΩ","Effective Bulk Capacitance ESR"]
[null,"Cout",null,null,null,{"$f":"Cout_bulk_eff+Cout_cer_eff","v":160.001},"uF","Total Bulk + Ceramic Output Capacitance "]
[null,"f_LC",null,null,null,{"$f":"1/(2*PI()*SQRT(Lout_H*Cout_F))*0.001","v":18.353117885888057},"kHz","LC resonant frequency "]
[null,"fz_ESR_cer",null,null,null,{"$f":"IF(N_Cout_cer=0,10^6,1/(2*PI()*Cout_cer_eff_F*ESR_cer_eff_Ohm)*10^-3)","v":1989.4367886486918},"kHz","Ceramic capacitor ESR zero frequency"]
[null,"fz_ESR_bulk",null,null,null,{"$f":"IF(N_Cout_bulk=0,10^6,1/(2*PI()*Cout_bulk_eff_F*ESR_bulk_eff_Ohm)*10^-3)","v":1000000},"kHz","Bulk capacitor ESR zero frequency \n(if yellow, ESR zero may limit loop bandwidth)"]
[null,"Transient response estimations with selected output caps"]
[null,"fco_est",null,{"$f":"fsw_select/10","v":100},null,null,"kHz","Loop bandwidth estimate of fsw_select/10"]
[null,"Zcer_fco",null,null,null,{"$f":"(1/(2*PI()*fco_Hz*Cout_cer_eff_F)*10^3)","v":9.947183943243461},"mΩ","Estimated output cap impedance at fsw/10"]
[null,"Zbulk_fco",null,null,null,{"$f":"SQRT((1/(2*PI()*fco_Hz*Cout_bulk_eff_F))^2+ESR_bulk_eff_Ohm^2)*10^3","v":1000001266.5139935},"mΩ","Bulk capacitor impedance at fsw"]
[null,"Zcout_fco",null,null,null,{"$f":"Zcer_fco*Zbulk_fco/(Zcer_fco+Zbulk_fco)","v":9.9471838442971183},"mΩ","Combined output capacitor impedance at fsw"]
[null,"Vo_trans",null,null,null,{"$f":"Io_step*Zcout_fco","v":29.841551829730385},"mV","Estimated transient overshoot/undershoot based on loop bandwidth estimate"]
[null,"Vo_overshoot",null,null,null,{"$f":"(Lout_H*Io_step^2/(2*Vout*Cout_F))*1000","v":13.218667383328851},"mV","Estimated overshoot based on inductor current slew rate"]
[null,"DC output ripple estimations with selected output caps"]
[null,"Zcer_fsw",null,null,null,{"$f":"SQRT((1/(2*PI()*fsw_Hz*Cout_cer_eff_F))^2+ESR_cer_eff_Ohm^2)*10^3","v":1.1133124826423195},"mΩ","Ceramic capacitor impdance at fsw"]
[null,"Zbulk_fsw",null,null,null,{"$f":"SQRT((1/(2*PI()*fsw_Hz*Cout_bulk_eff_F))^2+ESR_bulk_eff_Ohm^2)*10^3","v":1000000012.6651479},"mΩ","Bulk capacitor impedance at fsw"]
[null,"Zcout_fsw",null,null,null,{"$f":"Zcer_fsw*Zbulk_fsw/(Zcer_fsw+Zbulk_fsw)","v":1.113312481402855},"mΩ","Combined output capacitor impedance at fsw"]
[null,"Vo_ripple",null,null,null,{"$f":"(1000*((Vin_max-Vout)*Vout)/(Lout*(1-0.2)*Vin_max*fsw_select))*Zcout_fsw","v":2.733173031267238},"mV","Estimated capacitive + resistive DC ripple (ignores ESL)"]
[null,"Choose the Input Capacitor (Cin)"]
[null,"The input capacitance is deteremind based on the input ripple requirements. Additional bulk input capacitance may be needed for transients. 0.1µF high frequency bypass capacitors are also required."]
[null,"Vi_ripple_perc",0.04,null,null,null,null,"Target DC input voltage ripple percentage"]
[null,"Vi_ripple_rec",null,{"$f":"Vin_min*Vi_ripple_perc*1000","v":440},null,null,"mV","Recommended DC input voltage ripple (based on Vin_min)"]
[null,"Vi_ripple_target",{"$f":"D104","v":440},null,null,null,"mV","Target DC input voltage ripple"]
[null,"Cin_min",null,{"$f":"MAX(4.7,(Iout*0.25)/(Vi_ripple_target*fsw_select)*10^6)","v":4.7},null,null,"µF","Minimum input capacitance required (include derating)"]
[null,"Cin",null,null,20,null,"µF","Effective input ceramic cap used (include derating)"]
[null,"Vi_ripple",null,null,null,{"$f":"(Iout*Vout/Vin_max*(1-Vout/Vin_max))/((Cin+0.1)*fsw_select)*10^6","v":21.19579616709353},"mV","Input DC ripple"]
[null,"Iin_rms",null,null,null,{"$f":"Iout*SQRT(Vout/Vin_min*(Vin_min-Vout)/Vin_min)","v":1.7248787237282068},"A","Input RMS current"]
[null,"Determine feedback network values (FB resistor divider and Cff)"]
[null,"Rfb_b_rec",null,4.99,null,null,"kΩ","Bottom feedback resistor (1k-20k recommended)"]
[null,"Rfb_b",null,null,4.99,null,"kΩ","Selected bottom feedback resistor"]
[null,"Rfb_t_target",null,{"$f":"Rfb_b*(Vout/Vref-1)","v":4.99},null,null,"kΩ","Calculated top resistor"]
[null,"Rfb_t_std",null,{"$f":"(IF((10^(LOG(D113)-INT(LOG(D113)))*100)-VLOOKUP((10^(LOG(D113)-INT(LOG(D113)))*100),E96_s:E96_f,1)<VLOOKUP((10^(LOG(D113)-INT(LOG(D113)))*100),E96_s:E96_f,2)-(10^(LOG(D113)-INT(LOG(D113)))*100),VLOOKUP((10^(LOG(D113)-INT(LOG(D113)))*100),E96_s:E96_f,1),VLOOKUP((10^(LOG(D113)-INT(LOG(D113)))*100),E96_s:E96_f,2)))*10^INT(LOG(D113))/100","v":4.99},null,null,"kΩ","Closest 1% standard resistor value"]
[null,"Rfb_t",null,null,4.99,null,"kΩ","Selected top resistor"]
[null,"Vout_calc",null,null,null,{"$f":"Vref*(1+Rfb_t/Rfb_b)","v":1},"V","Calculated Vout (yellow if not within 1% of target Vout)"]
[null,"Cff_rec",null,{"$f":"1/(2*PI()*(fsw_select/4)*Rfb_t)*1000000","v":127.57911269891412},null,null,"pF","Recommended feedforward cap value (fz_Cff = fsw/4)"]
[null,"Cff_rec_std",null,{"$f":"IF(Cff_rec<10000,VLOOKUP((10^(LOG(Cff_rec)-INT(LOG(Cff_rec)))),c_s1:C_f1,1),VLOOKUP((10^(LOG(Cff_rec)-INT(LOG(Cff_rec)))),C_s2:C_f2,1))*10^INT(LOG(Cff_rec))","v":120},null,null,"pF","Cpole recommended nearest standard value"]
[null,"Cff",null,null,22,null,"pF","Selected feedforward cap value"]
[null,"Rff_rec",null,{"$f":"Rfb_t/20","v":0.2495},null,null,"kΩ","Recommended feedforward resistor"]
[null,"Rff_rec_std",null,{"$f":"(IF((10^(LOG(D120)-INT(LOG(D120)))*100)-VLOOKUP((10^(LOG(D120)-INT(LOG(D120)))*100),E96_s:E96_f,1)<VLOOKUP((10^(LOG(D120)-INT(LOG(D120)))*100),E96_s:E96_f,2)-(10^(LOG(D120)-INT(LOG(D120)))*100),VLOOKUP((10^(LOG(D120)-INT(LOG(D120)))*100),E96_s:E96_f,1),VLOOKUP((10^(LOG(D120)-INT(LOG(D120)))*100),E96_s:E96_f,2)))*10^INT(LOG(D120))/100","v":0.24900000000000003},null,null,"kΩ","Selected feedforward resistor value"]
[null,"Rff",null,null,0,null,"kΩ","Selected feedforward resistor value"]
[null,"fz_cff",null,null,null,{"$f":"IF(Cff<>0,1/(2*PI()*Cff*0.000000001*(Rfb_t+Rff)*1000),\"N/A\")","v":1449.7626443058421},"kHz","Frequency of zero added by the feedforward cap"]
[null,"Select the Soft Start Time, Current Limit and Ramp (MODE pin)"]
[null,"I_lim_rec",null,{"$f":"IF(Ipeak_max>OC_low_min, \"High\", \"Low\")","v":"High"},null,null,null,"Recommended Ilim selection"]
[null,"I_lim_tgt",{"$f":"D125","v":"High"},null,null,null,null,"Target Ilim"]
[null,"fsw_div_fLC",null,{"$f":"IF(f_ESR_bulk>fsw_select/10,fsw_select/f_LC,fsw_select/(1/(2*PI()*SQRT(Lout_H*Cout_cer_eff_F))*10^-3))","v":54.486654867994531},null,null,null,"Used to set ramp recommendation"]
[null,"Ramp_rec",null,{"$f":"partData!E33","v":1},null,null,"pF","Recommended ramp selection"]
[null,"Ramp_tgt",{"$f":"D128","v":1},null,null,null,"pF","Target ramp"]
[null,"Soft_start_time_tgt",1,null,null,null,"ms","Target soft start time"]
[null,"R_mode_rec",null,{"$f":"IF(C33=\"No\", VLOOKUP(CONCATENATE(C126, C129, C130),partData!N16:T40, 6, 0), VLOOKUP(CONCATENATE(C126, C129, C130),partData!N16:T40, 7, 0))","v":2.21},null,null,"kΩ","Recommended MODE pin resistance value"]
[null,"R_mode",null,null,2.21,null,"kΩ","Selected MODE pin resistance value"]
[null,"I_lim_sel",null,null,null,{"$f":"IF(partData!Z$40,VLOOKUP(TRUE,partData!Z15:AC39,2,FALSE),\"Invalid Rmode\")","v":"High"},null,"Selected Ilim"]
[null,"Ramp_sel",null,null,null,{"$f":"IF(partData!Z$40,VLOOKUP(TRUE,partData!Z15:AC39,3,FALSE),\"Invalid Rmode\")","v":1},"pF","Selected ramp"]
[null,"SS_sel",null,null,null,{"$f":"IF(partData!Z$40,VLOOKUP(TRUE,partData!Z15:AC39,4,FALSE),\"Invalid Rmode\")","v":1},"ms","Selected soft start time"]
[null,"EN pin resistor divider"]
[null,"Vstart",5,null,null,null,"V","UVLO startup voltage (Red if Vstart < 1.1*Vstop)"]
[null,"UVLO_stop_rec_max",null,{"$f":"Vstart/1.1","v":4.545454545454545},null,null,"V","Maximum recommended UVLO shutdown voltage. Limited by voltage hysteresis on EN pins."]
[null,"Vstop",4.5,null,null,null,"V","UVLO shutdown voltage (Red if Vstart < 1.1*Vstop)"]
[null,"Ren_t_rec",null,{"$f":"(Vstart*(EN_fall/EN_rise)-Vstop)/(I_p1*(1-EN_fall/EN_rise)+I_h)/1000","v":8.1499592502038052},null,null,"kΩ","Calculated top resistor"]
[null,"Ren_t_std",null,{"$f":"(IF((10^(LOG(D140)-INT(LOG(D140)))*100)-VLOOKUP((10^(LOG(D140)-INT(LOG(D140)))*100),E96_s:E96_f,1)<VLOOKUP((10^(LOG(D140)-INT(LOG(D140)))*100),E96_s:E96_f,2)-(10^(LOG(D140)-INT(LOG(D140)))*100),VLOOKUP((10^(LOG(D140)-INT(LOG(D140)))*100),E96_s:E96_f,1),VLOOKUP((10^(LOG(D140)-INT(LOG(D140)))*100),E96_s:E96_f,2)))*10^INT(LOG(D140))/100","v":8.06},null,null,"kΩ","Closest 1% standard resistor value"]
[null,"Ren_t",null,null,0,null,"kΩ","Selected bottom resistor"]
[null,"Ren_b_calc",null,{"$f":"(Ren_t*EN_fall)/((Vstop-EN_fall)+Ren_t*I_p2)/1000","v":0},null,null,"kΩ","Calculated top resistor"]
[null,"Ren_b_std",null,{"$f":"(IF((10^(LOG(D143)-INT(LOG(D143)))*100)-VLOOKUP((10^(LOG(D143)-INT(LOG(D143)))*100),E96_s:E96_f,1)<VLOOKUP((10^(LOG(D143)-INT(LOG(D143)))*100),E96_s:E96_f,2)-(10^(LOG(D143)-INT(LOG(D143)))*100),VLOOKUP((10^(LOG(D143)-INT(LOG(D143)))*100),E96_s:E96_f,1),VLOOKUP((10^(LOG(D143)-INT(LOG(D143)))*100),E96_s:E96_f,2)))*10^INT(LOG(D143))/100","v":{"$error":"#NUM!"}},null,null,"kΩ","Closest 1% standard resistor value"]
[null,"Ren_b",null,null,0,null,"kΩ","Selected top resistor"]
[null,"Vstart_typ",null,null,null,{"$f":"EN_rise+Ren_t*(EN_rise-I_p1*Ren_b)/Ren_b","v":{"$error":"#DIV/0!"}},"V","Estimated typical turn on voltage with selected resistors (Yellow if < Vin_min)"]
[null,"Vstart_max",null,null,null,{"$f":"EN_rise_max+Ren_t*(EN_rise_max-I_p1*Ren_b)/Ren_b","v":{"$error":"#DIV/0!"}},"V","Estimated maximum turn on voltage with selected resistors (Yellow if < Vin_min)"]
[null,"Vstop_typ",null,null,null,{"$f":"EN_fall-(Ren_t*(I_p1*Ren_b-EN_fall+I_h*Ren_b))/Ren_b","v":{"$error":"#DIV/0!"}},"V","Estimated typical turn off voltage with selected resistors"]
[null,"Pen_divider",null,null,null,{"$f":"Vin_max*Vin_max/(Ren_b+Ren_t)*1000","v":{"$error":"#DIV/0!"}},"mW","Power lost in EN divider at Vin_max"]
[null,"VCC bypass capacitor, BOOT bypass capacitor, PGOOD resistor"]
[null,"Cbp_rec",null,2.2000000000000002,null,null,"µF","At least 1 µF required"]
[null,"Cbp",null,null,2.2000000000000002,null,"µF","Selected Cbp"]
[null,"Rpg_rec",null,100,null,null,"kΩ","10k-100k recommended"]
[null,"Rpg",null,null,100,null,"kΩ","Selected Rpg"]

{"sheet":"revisionNotes","index":2,"n_rows":2,"n_cols":2,"rows_kept":2,"cut":false,"hidden":false,"merged":[]}
["Date","Change"]
["2023-11-09","Initial Rev A release"]

{"sheet":"Disclaimer","index":3,"n_rows":8,"n_cols":1,"rows_kept":8,"cut":false,"hidden":false,"merged":[]}
["Important notice and disclaimer"]
["TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS."]
["These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements."]
["These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources."]
["TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products."]
["TI objects to and rejects any additional or different terms you may have proposed.  "]
[]
["All information in this document is provided “AS IS” and “with all faults”, and is subject to TI’s Important Notice \n(http://www.ti.com/corp/docs/legal/important-notice.shtml)"]

{"sheet":"partData","index":4,"n_rows":40,"n_cols":33,"rows_kept":40,"cut":false,"hidden":true,"merged":[]}
[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25]
["Part #","VIN_min","VIN_max","Io,rated","OC high min","OC low min","tonmin max","toffmin max","Vref","R_HS","R_LS","EN_rise","EN_fall","I_p1","I_p2","I_h","EN_rise_max",null,"Lout","DCR","Tolerance"]
["TPSM843320",4,18,3,4,2.6,40,140,0.5,25,13.9,1.2,1.1000000000000001,1.5E-6,{"$f":"0.0000116","v":1.1600000000000001E-5},{"$f":"I_p2-I_p1","v":1.0100000000000002E-5},1.25,null,1,25,0.2]
["TPSM843620",4,18,6,8.3699999999999992,4,40,140,0.5,25,6.5,1.2,1.1000000000000001,1.5E-6,{"$f":"0.0000116","v":1.1600000000000001E-5},{"$f":"I_p2-I_p1","v":1.0100000000000002E-5},1.25,null,0.47,18,0.2]
["TPSM843820",4,18,8,11.25,8.3699999999999992,40,140,0.5,25,6.5,1.2,1.1000000000000001,1.5E-6,{"$f":"0.0000116","v":1.1600000000000001E-5},{"$f":"I_p2-I_p1","v":1.0100000000000002E-5},1.25,null,0.22,7,0.2]
[]
[]
[]
[null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,1.01E-5,null,null,null,null,null,null,"No"]
[null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,"Yes"]
[]
[null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,{"$f":"R_mode","v":2.21}]
[]
[null,null,null,null,null,null,null,null,null,null,null,null,null,null,"Cur.lim","Cramp","SS time","#","Res to GND","E12 Series","Error","In range?","E12 Par","Error","In range?"]
[null,null,null,null,null,null,null,null,null,null,null,null,null,{"$f":"CONCATENATE(O15, P15, Q15)","v":"High10.5"},{"$f":"AD$16","v":"High"},{"$f":"AE$16","v":1},{"$f":"AF$16","v":0.5},1,1.78,1.8,{"$f":"(T15-S15)/S15","v":1.1235955056179785E-2},{"$f":"IF(U15>0,AND(R_mode>=S15,R_mode<=S15*(1+U15)),AND(R_mode<=S15,R_mode>=S15*(1+U15)))","v":false},1.8,{"$f":"(W15-S15)/S15","v":1.1235955056179785E-2},{"$f":"IF(X15>0,AND(R_mode>=S15,R_mode<=S15*(1+X15)),AND(R_mode<=S15,R_mode>=S15*(1+X15)))","v":false},{"$f":"OR(V15,Y15)","v":false},{"$f":"O15","v":"High"},{"$f":"P15","v":1},{"$f":"Q15","v":0.5},null,null,null,{"$f":"S15*(100+U15)","v":178.02}]
[null,null,null,null,"Frequency selection table",null,null,{"$f":"R_fsel","v":11.8},null,null,null,null,null,"High11",{"$f":"AD$16","v":"High"},1,{"$f":"AF$17","v":1},2,2.21,2.2000000000000002,{"$f":"(T16-S16)/S16","v":-4.5248868778279576E-3},true,2.2000000000000002,-4.5248868778279576E-3,true,{"$f":"OR(V16,Y16)","v":true},"High",1,1,"High",1,0.5]
[null,null,null,null,"Freq(kHz)","Res to GND","E12 Res to GND","Rfsel_min","Rfsel_max",null,{"$f":"MIN(fsw_max_ton,fsw_max_toff)","v":1748.251748251748},null,null,"High12","High",1,{"$f":"AF$18","v":2},3,2.74,2.7,-1.4598540145985413E-2,false,2.7,-1.4598540145985413E-2,false,false,"High",1,2,"Low",2,1]
["Top Resistor: ","GND","\nConnect to GND",null,500,24.3,27,24,1000000,{"$f":"AND(R_fsel>=H18,R_fsel<=I18)","v":false},{"$f":"K$17<L19","v":false},{"$f":"E18","v":500},null,"High14","High",1,{"$f":"AF$19","v":4},4,3.32,3.3,-6.0240963855421742E-3,false,3.3,-6.0240963855421742E-3,false,false,"High",1,4,null,4,2]
["\nBottom Resistor: ","PGOOD","\nConnect to PGOOD",null,750,17.399999999999999,18,17.399999999999999,18,{"$f":"AND(R_fsel>=H19,R_fsel<=I19)","v":false},{"$f":"K$17<L20","v":false},{"$f":"E19","v":750},null,"High20.5",{"$f":"AD$16","v":"High"},{"$f":"AE$17","v":2},{"$f":"AF$16","v":0.5},5,4.0199999999999996,4,-4.9751243781093468E-3,false,4,-4.9751243781093468E-3,false,false,"High",2,0.5,null,null,4]
[{"$f":"CONCATENATE(A18, DeviceCalculator!D113)","v":"Top Resistor: 4.99"},"VREG","\nConnect to VREG",null,1000,11.8,12,11.8,12.1,{"$f":"AND(R_fsel>=H20,R_fsel<=I20)","v":true},{"$f":"K$17<L21","v":false},1000,null,"High21","High",{"$f":"AE$17","v":2},{"$f":"AF$17","v":1},6,4.87,4.9000000000000004,6.1601642710472785E-3,false,{"$f":"8.2*12/(8.2+12)","v":4.8712871287128712},2.6429747697557826E-4,false,false,"High",2,1]
[{"$f":"CONCATENATE(A19, DeviceCalculator!D111)","v":"\nBottom Resistor: 4.99"},"Open","\nLeave Floating",null,1500,8.06,8.1999999999999993,8.06,8.25,{"$f":"AND(R_fsel>=H21,R_fsel<=I21)","v":false},{"$f":"K$17<L22","v":true},1500,null,"High22","High",{"$f":"AE$17","v":2},{"$f":"AF$18","v":2},7,5.9,5.9,0,false,{"$f":"T21","v":5.9},0,false,false,"High",2,2]
[null,null,null,null,2200,4.99,4.7,0,5.1100000000000003,{"$f":"AND(R_fsel>=H22,R_fsel<=I22)","v":false},{"$f":"K17=L22","v":false},2200,null,"High24","High",2,{"$f":"AF$19","v":4},8,7.32,7.2,-1.6393442622950834E-2,false,7.32,0,false,false,"High",2,4]
[null,null,null,null,null,null,null,null,null,{"$f":"AND(J18:J22)","v":false},null,null,null,"High40.5","High",{"$f":"AE$18","v":4},{"$f":"AF$16","v":0.5},9,9.09,9,-9.9009900990098855E-3,false,9.09,0,false,false,"High",4,0.5]
[null,null,null,null,null,null,"Recommended fsw",null,null,null,null,null,null,"High41","High",{"$f":"AE$18","v":4},{"$f":"AF$17","v":1},10,11.3,11.2,-8.8495575221240186E-3,false,11.25,-4.4247787610620093E-3,false,false,"High",4,1]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"High42","High",{"$f":"AE$18","v":4},{"$f":"AF$18","v":2},11,14.3,14.2,-6.9930069930070919E-3,false,14.23,-4.8951048951049146E-3,false,false,"High",4,2]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"High44","High",{"$f":"AE$18","v":4},{"$f":"AF$19","v":4},12,18.2,18,-1.098901098901095E-2,false,18,-1.098901098901095E-2,false,false,"High",4,4]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"Low10.5",{"$f":"AD$17","v":"Low"},{"$f":"AE$16","v":1},{"$f":"AF$16","v":0.5},13,22.1,22.1,0,false,22.04,-2.7149321266969353E-3,false,false,"Low",1,0.5]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"Low11","Low",{"$f":"AE$16","v":1},{"$f":"AF$17","v":1},14,26.7,27,1.1235955056179803E-2,false,27,1.1235955056179803E-2,false,false,"Low",1,1]
[null,null,null,"Original calculation","Calculation with added margin",null,null,null,null,null,null,null,null,"Low12","Low",{"$f":"AE$16","v":1},{"$f":"AF$18","v":2},15,33.200000000000003,33.18,-6.0240963855431103E-4,false,33.130000000000003,-2.1084337349397673E-3,false,false,"Low",1,2]
["Ramp4","y=-0.075x+6.4",null,{"$f":"-0.075*$B$36+6.4","v":2.3135008849004111},{"$f":"-0.075/1.2*$B$36+6.4","v":2.9945840707503422},null,null,null,null,null,null,null,null,"Low14","Low",{"$f":"AE$16","v":1},{"$f":"AF$19","v":4},16,40.200000000000003,40.200000000000003,0,false,40.200000000000003,0,false,false,"Low",1,4]
["Ramp2","y=-0.07x+4.6667",null,{"$f":"-0.07*$B$36+4.667","v":0.85293415924038207},{"$f":"-0.07/1.1*$B$36+4.667","v":1.1996674174912565},null,null,null,null,null,null,null,null,"Low20.5","Low",{"$f":"AE$17","v":2},{"$f":"AF$16","v":0.5},17,49.9,49.7,-4.0080160320640429E-3,false,50,2.0040080160320926E-3,false,false,"Low",2,0.5]
["Ramp1","y=-0.0591x+2.978",null,{"$f":"-0.0591*$B$36+2.978","v":-0.24216130269847636},{"$f":"-0.0591/1.05*$B$36+2.978","v":-8.8820288284263249E-2},null,null,null,null,null,null,null,null,"Low21","Low",{"$f":"AE$17","v":2},{"$f":"AF$17","v":1},18,60.4,60.7,4.9668874172186135E-3,false,60.64,3.9735099337748674E-3,false,false,"Low",2,1]
[null,null,"ramp=",{"$f":"IF(Vout>=D30,AE18,IF(AND(Vout>=D31, Vout<D30), AE17, IF(AND(Vout>=D32,Vout<D31),AE16,\"Unstable\")))","v":2},{"$f":"IF(Vout>=E30,AE18,IF(AND(Vout>=E31, Vout<E30), AE17, IF(AND(Vout>=E32,Vout<E31),AE16,\"Unstable\")))","v":1},null,null,null,null,null,null,null,null,"Low22","Low",{"$f":"AE$17","v":2},{"$f":"AF$18","v":2},19,76.8,76.2,-7.8124999999999263E-3,false,76.739999999999995,-7.8125000000002964E-4,false,false,"Low",2,2]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"Low24","Low",{"$f":"AE$17","v":2},{"$f":"AF$19","v":4},20,102,100,-1.9607843137254902E-2,false,100,-1.9607843137254902E-2,false,false,"Low",2,4]
["FLC",{"$f":"1/(2*PI()*SQRT(([0]!Lout*[0]!Cout*10^-12)))","v":18353.117885888056},null,null,null,null,null,null,null,null,null,null,null,"Low40.5","Low",{"$f":"AE$18","v":4},{"$f":"AF$16","v":0.5},21,137,{"$f":"82+56","v":138},7.2992700729927005E-3,false,136.36000000000001,-4.6715328467152291E-3,false,false,"Low",4,0.5]
["FSW/FLC",{"$f":"fsw_div_fLC","v":54.486654867994531},null,null,null,null,null,null,null,null,null,null,null,"Low41","Low",{"$f":"AE$18","v":4},{"$f":"AF$17","v":1},22,174,{"$f":"180","v":180},3.4482758620689655E-2,false,180,3.4482758620689655E-2,false,false,"Low",4,1]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"Low42","Low",{"$f":"AE$18","v":4},{"$f":"AF$18","v":2},23,243,270,0.1111111111111111,false,270,0.1111111111111111,false,false,"Low",4,2]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"Low44","Low",{"$f":"AE$18","v":4},{"$f":"AF$19","v":4},24,412,390,-5.3398058252427182E-2,false,390,-5.3398058252427182E-2,false,false,"Low",4,4]
[null,null,null,null,null,null,null,null,null,null,null,null,null,"High21",{"$f":"AD$16","v":"High"},{"$f":"AE$17","v":2},{"$f":"AF$17","v":1},25,"n/a","n/a",null,null,null,null,null,{"$f":"S39=R_mode","v":false},"High",2,1]
[{"$f":"1/(2*PI()*SQRT(([0]!Lout*(1-Tol_L))*[0]!Cout*10^-12))","v":{"$error":"#REF!"}},null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,{"$f":"OR(Z15:Z39)","v":true}]

{"sheet":"Std. R and C Values","index":5,"n_rows":99,"n_cols":17,"rows_kept":99,"cut":false,"hidden":true,"merged":[[2,4,2,5],[2,6,2,7],[9,4,9,5],[22,4,22,5],[47,4,47,5]]}
["Hide Sheet"]
[null,null,null,null,"Std. Resistors",null,null,null,null,"Capacitors"]
[null,"Enter resistor value",25,null,"E6",null,"E96",null,null,"Cap value",1500,"pF"]
[null,null,null,null,100,150,100,102,null,null,{"$f":"IF(K3*10^12<10000,IF((10^(LOG(K3*10^12)-INT(LOG(K3*10^12))))-VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),c_s1:C_f1,1)<VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),c_s1:C_f1,2)-(10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),c_s1:C_f1,1),VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),c_s1:C_f1,2))*10^INT(LOG(K3*10^12)),IF((10^(LOG(K3*10^12)-INT(LOG(K3*10^12))))-VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),C_s2:C_f2,1)<VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),C_s2:C_f2,2)-(10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),C_s2:C_f2,1),VLOOKUP((10^(LOG(K3*10^12)-INT(LOG(K3*10^12)))),C_s2:C_f2,2))*10^INT(LOG(K3*10^12)))*10^-12","v":1500},"pF"]
[null,"Closest E6 Value",{"$f":"(IF((10^(LOG(C3)-INT(LOG(C3)))*100)-VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E6_s:E6_f,1)<VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E6_s:E6_f,2)-(10^(LOG(C3)-INT(LOG(C3)))*100),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E6_s:E6_f,1),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E6_s:E6_f,2)))*10^INT(LOG(C3))/100","v":22},null,150,220,102,105]
[null,"Closest E12 Value",{"$f":"(IF((10^(LOG(C3)-INT(LOG(C3)))*100)-VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E12_s:E12_f,1)<VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E12_s:E12_f,2)-(10^(LOG(C3)-INT(LOG(C3)))*100),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E12_s:E12_f,1),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E12_s:E12_f,2)))*10^INT(LOG(C3))/100","v":27},null,220,330,105,107,null,"C values up to 10nF"]
[null,"Closest E24 Value",{"$f":"(IF((10^(LOG(C3)-INT(LOG(C3)))*100)-VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E24_s:E24_f,1)<VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E24_s:E24_f,2)-(10^(LOG(C3)-INT(LOG(C3)))*100),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E24_s:E24_f,1),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E24_s:E24_f,2)))*10^INT(LOG(C3))/100","v":24},null,330,470,107,110,null,1,1.2,{"$f":"IF((10^(LOG(K3)-INT(LOG(K3))))-VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),c_s1:C_f1,1)<VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),c_s1:C_f1,2)-(10^(LOG(K3)-INT(LOG(K3)))),VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),c_s1:C_f1,1),VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),c_s1:C_f1,2))","v":1.5}]
[null,"Closest E48 Value",{"$f":"(IF((10^(LOG(C3)-INT(LOG(C3)))*100)-VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E48_s:E48_f,1)<VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E48_s:E48_f,2)-(10^(LOG(C3)-INT(LOG(C3)))*100),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E48_s:E48_f,1),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E48_s:E48_f,2)))*10^INT(LOG(C3))/100","v":24.9},null,470,680,110,113,null,1.2,1.5]
[null,"Closest E96 Value",{"$f":"(IF((10^(LOG(C3)-INT(LOG(C3)))*100)-VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E96_s:E96_f,1)<VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E96_s:E96_f,2)-(10^(LOG(C3)-INT(LOG(C3)))*100),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E96_s:E96_f,1),VLOOKUP((10^(LOG(C3)-INT(LOG(C3)))*100),E96_s:E96_f,2)))*10^INT(LOG(C3))/100","v":24.9},null,680,1000,113,115,null,1.5,1.8,null,null,null,null,"Notes:","If I use the value in column K it rounds up"]
[null,null,null,null,"E12",null,115,118,null,1.8,2.2000000000000002,null,null,null,null,null,"If I use the value in column J it rounds down"]
[null,null,null,null,100,120,118,121,null,2.2000000000000002,2.7]
[null,null,null,null,120,150,121,124,null,2.7,3.3]
[null,null,null,null,150,180,124,127,null,3.3,3.9]
[null,null,null,null,180,220,127,130,null,3.9,4.7]
[null,null,null,null,220,270,130,133,null,4.7,5.6]
[null,null,null,null,270,330,133,137,null,5.6,6.8]
[null,null,null,null,330,390,137,140,null,6.8,8.1999999999999993]
[null,null,null,null,390,470,140,143,null,8.1999999999999993,10]
[null,null,null,null,470,560,143,147,null,"C values greater than 10nF"]
[null,null,null,null,560,680,147,150,null,1,1.5,{"$f":"IF((10^(LOG(K3)-INT(LOG(K3))))-VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),C_s2:C_f2,1)<VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),C_s2:C_f2,2)-(10^(LOG(K3)-INT(LOG(K3)))),VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),C_s2:C_f2,1),VLOOKUP((10^(LOG(K3)-INT(LOG(K3)))),C_s2:C_f2,2))","v":1.5}]
[null,null,null,null,680,820,150,154,null,1.5,2.2000000000000002]
[null,null,null,null,820,1000,154,158,null,2.2000000000000002,3.3]
[null,null,null,null,"E24",null,158,162,null,3.3,4.7]
[null,null,null,null,100,110,162,165,null,4.7,6.8]
[null,null,null,null,110,120,165,169,null,6.8,10]
[null,null,null,null,120,130,169,174]
[null,null,null,null,130,150,174,178]
[null,null,null,null,150,160,178,182]
[null,null,null,null,160,180,182,187]
[null,null,null,null,180,200,187,191]
[null,null,null,null,200,220,191,196]
[null,null,null,null,220,240,196,200]
[null,null,null,null,240,270,200,205]
[null,null,null,null,270,300,205,210]
[null,null,null,null,300,330,210,215]
[null,null,null,null,330,360,215,221]
[null,null,null,null,360,390,221,226]
[null,null,null,null,390,430,226,232]
[null,null,null,null,430,470,232,237]
[null,null,null,null,470,510,237,243]
[null,null,null,null,510,560,243,249]
[null,null,null,null,560,620,249,255]
[null,null,null,null,620,680,255,261]
[null,null,null,null,680,750,261,267]
[null,null,null,null,750,820,267,274]
[null,null,null,null,820,910,274,280]
[null,null,null,null,910,1000,280,287]
[null,null,null,null,"E48",null,287,294]
[null,null,null,null,100,105,294,301]
[null,null,null,null,105,110,301,309]
[null,null,null,null,110,115,309,316]
[null,null,null,null,115,121,316,324]
[null,null,null,null,121,127,324,332]
[null,null,null,null,127,133,332,340]
[null,null,null,null,133,140,340,348]
[null,null,null,null,140,147,348,357]
[null,null,null,null,147,154,357,365]
[null,null,null,null,154,162,365,374]
[null,null,null,null,162,169,374,383]
[null,null,null,null,169,178,383,392]
[null,null,null,null,178,187,392,402]
[null,null,null,null,187,196,402,412]
[null,null,null,null,196,205,412,422]
[null,null,null,null,205,215,422,432]
[null,null,null,null,215,226,432,442]
[null,null,null,null,226,237,442,453]
[null,null,null,null,237,249,453,464]
[null,null,null,null,249,261,464,475]
[null,null,null,null,261,274,475,487]
[null,null,null,null,274,287,487,499]
[null,null,null,null,287,301,499,511]
[null,null,null,null,301,316,511,523]
[null,null,null,null,316,332,523,536]
[null,null,null,null,332,348,536,549]
[null,null,null,null,348,365,549,562]
[null,null,null,null,365,383,562,576]
[null,null,null,null,383,402,576,590]
[null,null,null,null,402,422,590,604]
[null,null,null,null,422,442,604,619]
[null,null,null,null,442,464,619,634]
[null,null,null,null,464,487,634,649]
[null,null,null,null,487,511,649,665]
[null,null,null,null,511,536,665,681]
[null,null,null,null,536,562,681,698]
[null,null,null,null,562,590,698,715]
[null,null,null,null,590,619,715,732]
[null,null,null,null,619,649,732,750]
[null,null,null,null,649,681,750,768]
[null,null,null,null,681,715,768,787]
[null,null,null,null,715,750,787,806]
[null,null,null,null,750,787,806,825]
[null,null,null,null,787,825,825,845]
[null,null,null,null,825,866,845,866]
[null,null,null,null,866,909,866,887]
[null,null,null,null,909,953,887,909]
[null,null,null,null,953,1000,909,931]
[null,null,null,null,null,null,931,953]
[null,null,null,null,null,null,953,976]
[null,null,null,null,null,null,976,1000]

{"sheet":"Schematic Checklist","index":6,"n_rows":39,"n_cols":9,"rows_kept":39,"cut":false,"hidden":true,"merged":[[37,0,37,7],[16,0,16,7],[31,0,31,7],[1,0,1,7],[7,0,7,7]]}
["Pin","Name","Purpose","Connection For Functional Use","Reasoning","Recommended Component Values from Calculator","Component units","Status","Comments"]
["Control"]
[1,"VFB","Output feedback input","Ensure that the feedback divider network gives the appropriate Vout based on the Vref chosen",null,{"$f":"CONCATENATE(partData!A20, partData!A21)","v":"Top Resistor: 4.99\nBottom Resistor: 4.99"},{"$f":"DeviceCalculator!G112","v":"kΩ"},"Open"]
[1,"VFB","Output feedback input","Use 1% or better resistors for VFB",null,null,null,"Open"]
[1,"VFB","Output feedback input","If the application has ferrite beads, ensure that the output is take after the ferrite bead. This will adjust the converter for the DC drop across the ferrite bead.","It is necessary that the LC resonance of ferrite bead-cap is away from the LC resonance of inductor-Cout. If they resonate at the same frequency then a huge amount of noise can be passed through to the output.",null,null,"Open"]
[]
[]
["Configuration"]
[2,"EN","Enable pin","The recommended max voltage rating on the EN pin is 6.5V. Do not connect EN pin directly to VIN or VDD (unless the max Vin & VDD for your application is below 6.5V). When using VIN or VDD to drive the EN pin, use a resistor divider and ensure that the voltage stays below 6.5V.","Typical turnon threshold voltage is 1.2 V. Typical turnoff threshold voltage is 0.95 V.",null,null,"Open"]
[20,"MODE","Soft-start and Skip/CCM selection","Connect a resistor to select soft-start time using Table 3. The soft-start time is detected and stored into internal register during start-up.",null,{"$f":"CONCATENATE(DeviceCalculator!#REF!,VLOOKUP(DeviceCalculator!#REF!,partData!B18:C21,2,0))","v":{"$error":"#REF!"}},{"$f":"DeviceCalculator!G131","v":"kΩ"},"Open"]
[20,"MODE","Soft-start and Skip/CCM selection","You must connect the MODE pin to PGOOD pin of the IC if you wanted FCCM operation.  Note that it is connected to PGOOD pin and not after the pull up resistor etc.","You cannot connect the MODE pin resistor to VREG etc. This is because the IC senses the resistance on the MODE pin when it is low (before PGOOD becomes active). ",null,null,"Open"]
[22,"RF","Switching frequency selection","Follow the recommendations in table 1 to select the switching frequency. Use 1% or better resistors for the RF selection resistor",null,{"$f":"CONCATENATE(DeviceCalculator!D39,VLOOKUP(DeviceCalculator!#REF!,partData!B20:C23,2,0))","v":{"$error":"#REF!"}},{"$f":"DeviceCalculator!G39","v":"kΩ"},"Open"]
[3,"PGOOD","Open drain power good flag","Have a 100k resistor connected between the pin to VREG",null,100,"kΩ","Open"]
[21,"TRIP","OCL detection threshold setting pin","Use WEBENCH to calculate the RTRIP resistor value. Use 1% or better resistors for RTRIP",null,{"$f":"DeviceCalculator!#REF!","v":{"$error":"#REF!"}},{"$f":"DeviceCalculator!#REF!","v":{"$error":"#REF!"}},"Open"]
[]
[]
["Power Stage"]
[4,"VBST","Supply input for high-side FET gate driver (boost terminal)","Connect capacitor from this pin to LL node. Internally connected to VREG via bootstrap MOSFET switch. The boot capacitor should be >25V rated, X5R. Preferable to use a 0603.",null,null,null,"Open"]
[4,"VBST","Supply input for high-side FET gate driver (boost terminal)","An 0402 size, 0 to 2 Ohm resistor in can be placed in series with Boot Capacitor to decrease noise from aggressive switching.",null,null,null,"Open"]
["6, 7, 8, 9, 10, 11","LL","Output of converted power.","Connect this pin to the output Inductor.",null,null,null,"Open"]
["6, 7, 8, 9, 10, 11","LL","Output of converted power.","Snubber Capacitor: 1.0nF 0603 minimum 25V \nSnubber Resistor: 0805 1-ohm resistor from SW to PGND “Snubber”",null,"1.0\n1.0","nF\nΩ","Open"]
["12, 13, 14, 15, 16, 17","VIN","Conversion power input","The input capacitor Cin should be able to give minimum ripple voltage desired for the application. Use WEBENCH to calculate the input capacitance or follow datasheet calculations.",null,{"$f":"DeviceCalculator!D106","v":4.7},{"$f":"DeviceCalculator!G106","v":"µF"},"Open"]
["12, 13, 14, 15, 16, 17","VIN","Conversion power input","Add multiple (preferable 6) 2.2nF-10nF 0402 minimum 25V input capacitor from PVIN to PGND to minimize high-frequency ringing energy",null,null,null,"Open"]
["12, 13, 14, 15, 16, 17","VIN","Conversion power input","Add a 1x1uF capacitor to the input capacitor bank.",null,null,null,"Open"]
["N/A","Lout","Output inductor","Use the recommended capacitance in WEBENCH or calculator or use datasheet calculations to meet design requirements",null,{"$f":"DeviceCalculator!#REF!","v":{"$error":"#REF!"}},{"$f":"DeviceCalculator!#REF!","v":{"$error":"#REF!"}},"Open"]
["N/A","Cout","Output capacitors","Use the recommended capacitance in WEBENCH or calculator or use datasheet calculations to meet ripple and transient requirements",null,{"$f":"DeviceCalculator!D68","v":159.15494309189535},{"$f":"DeviceCalculator!G68","v":"µF"},"Open"]
["N/A","Cout","Output capacitors","Cout Capacitor type is very important when designing with this part – Preferrable to use Electrolytics with ESR that is high enough.\nWhen organic semiconductor (OS-CON) or specialty polymer (SP-CAP) capacitors are used, the ESR should satisfy Eqn 6 given in the datasheet.\nIf Electrolytics with sufficient ESR is used, then you don’t need a ripple injection circuit\n",null,null,null,"Open"]
["N/A","Cout, Cinj","Output capacitors, input capacitors","If only ceramics are used at the output (to minimize ripple), you will need a ripple injection circuit. Please refer to datasheet section 8.2.2.2.2",null,null,null,"Open"]
["N/A","Cout, Cinj","Output capacitors, input capacitors","When using ripple injection, ensure the voltage rating of the ripple injection capacitor is sufficient – typically 50V caps will be used – to ensure that the caps are not derated at the operating condition.",null,null,null,"Open"]
[]
[]
["On Chip Regulator"]
[19,"VDD","Controller power supply input.","If VIN will be operating between 4.5V and 15V, connect VDD to VIN. Bypass the VDD pin to ground using a 4.7uF cap minimum. Ensure that the voltage rating and size are sufficient that the capacitor is not derated.  Please use WEBENCH to get component information.",null,4.7,"uF","Open"]
[19,"VDD","Controller power supply input.","If VIN will be operating below 4.5V, connect  VDD to another source that will be between 4.5V and 25V. Bypass the VDD pin to ground using a 4.7uF cap minimum. Ensure that the voltage rating and size are sufficient that the capacitor is not derated. ",null,4.7,"uF","Open"]
[18,"VREG","5-V LDO output, supplies the internal analog circuitry and driver circuitry.","Connect a min 1uF, 16V, X5R, 0402 (min size) capacitor. Ensure that the voltage rating and size are sufficient that the capacitor is not derated.","Do not use 10V rated capacitors. The DC bias loss of capacitance on a 10V cap operating at 5V output is pretty severe and could compromise the stability of the LDO.",1,"uF","Open"]
[]
[]
["Misc"]
[5,"N/C","No Connect","Do not connect this pin to anything, leave floating",null,null,null,"Open"]

{"sheet":"Layout Checklist","index":7,"n_rows":28,"n_cols":8,"rows_kept":28,"cut":false,"hidden":true,"merged":[[25,0,25,6],[1,0,1,6],[5,0,5,6],[11,0,11,6],[19,0,19,6]]}
["Pin","Name","Purpose","Placement or Routing?","Remarks","Reasoning","Status","Comments"]
["Control"]
[1,"VFB","Output feedback input","Routing"," The trace from the resistor divider to the VFB pin should be short and thin. Avoid routing near noisy signals or power planes.",null,"Open"]
[]
[]
["Configuration"]
[2,"EN","Enable pin","Routing","All routing for the EN pin should be placed away from any high voltage switch node (itself and others), such as LL and VBST to avoid noise coupling. ",null,"Open"]
["20, 21, 22","RF, TRIP, MODE",null,"Placement","Place the frequency setting resistor (RF), OCP setting resistor (RTRIP) and mode setting resistor (RMODE) as close to the device as possible. Use the common GND via to connect them to the GND plane. Route all of these traces away from the switch node and other noisy signals",null,"Open"]
[3,"PGOOD","Open drain power good flag","Placement","Keep the PGOOD resistor local to the device and place it as close as possible to the PGOOD pin. The resistor should be kept away from fast switching voltage and current paths.",null,"Open"]
[]
[]
["Power Stage"]
[4,"VBST","Supply input for high-side FET gate driver (boost terminal)","Placement","Place the boot resistor (if used) as close as possible to the pin, followed by the boot capacitor. Route these separate from the SW copper plane.",null,"Open"]
["6, 7, 8, 9, 10, 11","LL","Output of converted power.","Routing","The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.",null,"Open"]
["6, 7, 8, 9, 10, 11","LL","Output of converted power.","Routing","Use separated vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection resistor. Do not combine these connections.",null,"Open"]
["12, 13, 14, 15, 16, 17","VIN","Conversion power input","Placement","Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.",null,"Open"]
["12, 13, 14, 15, 16, 17","VIN","Conversion power input","Placement","Additionally, a high-frequency bypass capacitor in 0402 package on the VIN pins can be placed right underneath the IC on the other side of the PCB to reduce switching spikes and associated noise.",null,"Open"]
[]
[]
["On Chip Regulator"]
[19,"VDD","Input Voltage for analog control circuitry.","Routing","VDD should be connected to VIN (or other source if applicable) through a trace from the input copper area. To avoid high frequency noise on VDD, it is recommended to keep the VDD to VIN connection as short as possible to keep the parasitic inductance low.",null,"Open"]
[19,"VDD","Controller power supply input.","Placement","Place the VDD decoupling capacitor as close to the device as possible. Ensure to provide GND vias for the decoupling capacitor and make the loop as small as possible.",null,"Open"]
[18,"VREG","5-V LDO output, supplies the internal analog circuitry and driver circuitry.","Placement","Place the VREG decoupling capacitor as close to the device as possible. Ensure to provide GND vias for the decoupling capacitor and make the loop as small as possible.",null,"Open"]
[]
[]
["Misc"]
["N/A","Sensitive Pins",null,"Routing","All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.",null,"Open"]
["N/A","Cin, Cout, L, IC",null,"Placement","The power components (including input/output capacitors, inductor and TPS53353) should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.",null,"Open"]

{"sheet":"Extra","index":8,"n_rows":5,"n_cols":2,"rows_kept":5,"cut":false,"hidden":true,"merged":[]}
[]
[null,"Validation Options"]
[null,"Open"]
[null,"Complete"]
[null,"Not Applicable"]